Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2000-12-20
2002-06-11
Cunningham, Terry D. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S147000
Reexamination Certificate
active
06404246
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to a circuit for generating a clock signal and for controlling the frequency of the clock signal. More particularly, it relates to individually calibrating a preset value of a digital counter at the time of manufacture to control the frequency of a clock output.
BACKGROUND OF THE INVENTION
Many applications require the generation of an accurate clock frequency for internal operations of a synchronous system.
FIG. 1
shows a conventional phase lock loop (PLL) clock synthesizer. Conventional PLL design criteria and methods are well known. A reference oscillator signal
100
is coupled as a first input to a phase detector
102
. The phase detector
102
provides up/down signals as inputs to a charge pump and filter
104
. The voltage output from the charge pump and filter
104
is provided as an input to a voltage controlled oscillator VCO
106
. In response to the voltage generated by the charge pump and filter
104
, the VCO
106
generates a VCO Clock signal
108
that is the output of the system of FIG.
1
. The VCO clock signal
108
is also coupled as an input to a down counter
110
. The down counter
110
reduces the frequency of the VCO clock signal
108
in accordance with a preset count value. The down counter
110
applies its output as a second input to the phase detector
102
. The phase detector compares the signal from the down counter
110
to the reference oscillator signal
100
and determines which is faster. The phase detector will either provide an up or a down signal to the charge pump and filter depending upon whether the reference oscillator signal
100
or the output of the down counter
110
is slower. In this way the VCO clock
108
is a multiple of the reference oscillator signal
100
by a ratio established by the down counter
110
.
According to conventional practice designers utilize a crystal controlled oscillator to generate the desired reference oscillator. A crystal is an external component to an integrated circuit. Even when mass produced, however, a crystal clock driver can be prohibitively expensive. This means that the use of a crystal adds expense to a system implementation. The cost of a crystal can be significant with respect to the cost of an integrated circuit. In inexpensive digital applications, however, such as digital film for a digital camera, the presence of a crystal oscillator adds to the product costs. Also, the printed circuit board must accommodate the presence of the crystal. This increases the size and the complexity of the printed circuit board, which translates to increased cost. In addition, a crystal oscillator has a relatively slow start time after the application of power to the circuit. Keeping the power applied to the circuit at all times to avoid this slow restart condition can violate the low power condition desired during an idle mode. Another drawback of a crystal oscillator is that the physical size of a crystal is relatively large, in comparison to a resistor and capacitor. In certain applications such as digital film, the size of the crystal can cause the overall size of the product to be undesirably large. In certain of such applications, the crystal height is sufficiently high that the PCB will not fit in the digital film cartridge.
At least these factors all indicate that using a crystal oscillator is disadvantageous. Yet, owing to the need for a high precision clock signal, integrated circuit designers and digital system designers conventionally use crystal oscillators for generating clock signals.
RC circuits have long been used to create an oscillating signal. RC oscillators are far cheaper than crystal oscillators, and can undesirably increase the cost in applications such as digital film. RC oscillators can be designed to track both power supply and temperature variations. Unfortunately, the manufacturing tolerances in RC components typically run in the five to ten percent range. In addition, semiconductor devices that are conventionally used in RC oscillators vary as a result of variations in the manufacturing process used to fabricate such devices. Thus, while RC oscillators can be made to operate at a constant and unvarying frequency, the initial frequency of an RC oscillator may not operate at a desired frequency.
There remains therefore a need for a system and method of developing a clock mechanism for use in digital circuits while avoiding the use of expensive crystal oscillators. There further remains a need for a system and method of using inexpensive RC oscillators in digital applications. There further remains a need to tune or adjust each RC circuit individually to compensate for the component variation inherent within each RC circuit element. There further remains a need for developing an RC oscillator that can reliably generate a signal satisfying the narrow tolerances of the digital applications.
BRIEF SUMMARY OF THE INVENTION
The present invention provides a system for and method of developing a clock mechanism for use in digital circuits that avoids the use of crystal oscillators in clock signal generation. The present invention further provides a system for and method of using a relatively inexpensive RC oscillator in digital applications. The present invention further provides means for tuning each signal generator individually to compensate for the component variation within each circuit. The present invention further provides means for achieving far greater frequency accuracy than is normally possible through use of RC oscillators, thereby satisfying circumstances requiring narrow tolerances.
According to one embodiment of the present invention, a circuit for producing a frequency-controlled output signal comprises a phase lock loop. A reference clock is coupled as a first input to a phase detector. Preferably, the reference clock is generated by an RC oscillator. The phase detector provides up/down signals as inputs to a charge pump and filter. The voltage output from the charge pump and filter is provided as an input to a voltage controlled oscillator VCO. In response to the voltage generated by the charge pump and filter, the VCO generates a VCO Clock signal. The VCO clock signal is also coupled as an input to a programmable down counter. The down value controls the frequency of the VCO clock signal. The down count value is loaded into a register via an internal bus.
The down counter applies its output as a second input to the phase detector. The phase detector compares the signal from the down counter to the reference oscillator signal and determines which is faster. The phase detector will either provide an up or a down signal to the charge pump and filter depending upon whether the reference oscillator signal or the output of the down counter is slower. In this way the VCO clock is a multiple of the reference oscillator signal by a ratio established by the down counter, which is adjustable.
According to one embodiment of the present invention, the phase lock loop is coupled to a calibration system which measures the frequency of the VCO clock. The calibration system is used to calibrate the oscillator circuit during a manufacturing process. Once the oscillator circuit is calibrated, it will operate at the calibrated clock frequency without the need for further calibration. The calibration system includes a precision external clock signal which is compared to the VCO clock signal. The result of the comparison operation is used to alter the down count value which is kept in the down-count register. The down count value is changed until the VCO clock signal matches the precision external clock signal within one period of the RC reference clock. After the desired down count value is determined, it is stored into the non-volatile memory so that the calibration need never be repeated. During a power on sequence, the value stored in the non-volatile memory is loaded into the count-value register for normal operation.
According to one embodiment of the present invention, a method of calculating a counter preset value affecting a freque
Assar Mahmud
Estakhri Petro
Keshtbod Parviz
Cunningham Terry D.
Haverstock & Owens LLP
Lexa Media, Inc.
Nguyen Linh
LandOfFree
Precision clock synthesizer using RC oscillator and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Precision clock synthesizer using RC oscillator and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Precision clock synthesizer using RC oscillator and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2912258