Amplifiers – With semiconductor amplifying device – Including differential amplifier
Reexamination Certificate
2001-06-29
2002-07-16
Pascal, Robert (Department: 2817)
Amplifiers
With semiconductor amplifying device
Including differential amplifier
C330S252000, C330S259000
Reexamination Certificate
active
06420932
ABSTRACT:
BACKGROUND
The invention is in general related to amplifier circuits and in particular to those having variable offset capability.
Amplifier circuits are used to amplify an input electrical signal to provide current and/or voltage gains or reductions. They may be used to amplify a single ended or a differential signal. In addition, when used in conjunction with an output regenerative latch stage, they can provide a digital output signal (having one of two stable states) that is an indication of a comparison between two single ended input signals or a determination of the magnitude of a differential signal. A basic component of many amplifier circuits is the differential transistor pair used as the input stage of the amplifier.
Most practical implementations of amplifier circuits suffer from manufacturing process-induced variations in the structure of the circuit elements, which cause an offset in the amplifier's operation. This offset may be explained by, for instance, considering an amplifier that is designed to amplify a differential input signal. In the ideal case, the output of the amplifier would be zero volts if the input differential signal was zero volts. However, in practice, a zero voltage differential input signal often yields a small but nevertheless non-negligible output offset voltage.
Output offset may be corrected using a wide range of techniques known as offset cancellation techniques. In one such technique, the value of the input differential signal that actually yields a zero output voltage is measured and stored, and then is subsequently subtracted from each new input signal to thus cancel the offset of the amplifier.
To help reduce the inherent offset of the amplifier, the input differential transistor pair that receives the input signal is constructed using transistor matching techniques such that the pair is said to be balanced. The transistors of a balanced differential pair are typically replicates of each other in terms of size and as such are designed to mimic each other's electrical characteristics. This also allows the amplifier to respond in the same manner to variations in the input signal that have opposite polarity but the same magnitude.
REFERENCES:
patent: 4754169 (1988-06-01), Morris
patent: 5043599 (1991-08-01), Zitta
patent: 5512848 (1996-04-01), Yaklin
patent: 5517134 (1996-05-01), Yaklin
patent: 5619169 (1997-04-01), Matsuura
patent: 5768700 (1998-06-01), Kardontchik
patent: 6163215 (2000-12-01), Shibata et al.
patent: 6201443 (2001-03-01), Tanji
William Ellersick, et al., GAD: A 12-GS/s CMOS 4-bit A/D Converter for an Equalized Multi-Level Link, 1999 Symposium on VLSI Circuits Digest of Tech. Papers, at 49-52.
Kewei Yang, et al., “TP 15.6 A Scalable 32GB/s Parallel Data Transceiver with On-chip Timing Calibration Circuits”, ISSCC 2000/Session 15/High-Speed I/O Papter TP 15.6 at 258-259.
Blakely , Sokoloff, Taylor & Zafman LLP
Choe Henry
Intel Corporation
Pascal Robert
LandOfFree
Variable offset amplifier circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable offset amplifier circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable offset amplifier circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2905772