Method for fabricating semiconductor memory device having...

Details Method for fabricating semiconductor memory device having... Method for fabricating semiconductor memory device having...

2001-06-27

2002-05-21

Chaudhari, Chandra (Department: 2813)

Semiconductor device manufacturing: process

Having magnetic or ferroelectric component

C438S240000

Reexamination Certificate

active

06391660

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to a semiconductor memory device and, more particularly, to a method for fabricating a semiconductor memory device, in which a fabricating step of removing a seed layer can be omitted.
DESCRIPTION OF THE PRIOR ART
With the recent progress of film deposition techniques, applications of a nonvolatile memory cell using a ferroelectric thin film have increasingly been developed. This nonvolatile memory cell is a high-speed rewritable nonvolatile memory cell utilizing the high-speed polarization/inversion and the residual polarization of the ferroelectric capacitor thin film.
Therefore, a ferroelectric random access memory (FeRAM) having a capacitor thin film with ferroelectric properties, such as strontium bismuth tantalate (SBT) and lead zirconate titanate (PZT), is increasingly used for a capacitor, because it assures a low-voltage and high-speed performance, and does not require periodic refresh to prevent loss of information during standby intervals like a dynamic random access memory (DRAM).
Since a ferroelectric material has a dielectric constant ranging in value from hundreds to thousands, and stabilized residual polarization property at room temperature, it is being applied to the non-volatile memory device as the capacitor thin film. When employing the ferroelectric capacitor thin film in the non-volatile memory device, information data are stored by polarization of dipoles when an electric field is applied thereto. Even if the electric field is removed, the residual polarization remains so that one of information data, i.e., “0” or “1”, can be stored.
FIGS. 1A
to
1
C are cross-sectional views showing sequential steps for fabricating a conventional FeRAM device.
Referring to
FIG. 1A
, a transistor (not shown) is formed on a semiconductor substrate
10
to thereby provide a semiconductor structure. Then, a first interlayer insulating layer
12
is selectively etched to define a contact hole which exposes a source/drain region
11
contained in the transistor. Thereafter, a plug is formed by stacking a polysilicon plug
13
, TiSi
2
layer
14
and TiN layer
15
, and a seed layer
16
is formed on the entire resulting structure.
Referring to
FIG. 1B
, the seed layer
16
is selectively etched to form a patterned seed layer
16
A.
Referring to
FIG. 1C
, a lower electrode
17
is formed on the patterned seed layer
16
A by electrochemical deposition (ECD), and then a ferroelectric layer
18
and an upper electrode
19
are sequentially stacked thereon. Thereafter, the upper electrode
19
and the ferroelectric layer
18
are patterned to thereby form a capacitor.
As described above, when the lower electrode is formed by the ECD, the seed layer is necessarily required. Additionally, since the seed layer existing outside the lower electrode should be removed, the fabricating steps become complicated.
SUMMARY OF THE INVENTION
It is, therefore, an object of the present invention to provide a method for fabricating a semiconductor memory device in which a fabricating step of removing a seed layer can be omitted.
In accordance with an aspect of the present invention, there is provided a method for fabricating a semiconductor memory device, comprising steps of a) providing a semiconductor structure, wherein the semiconductor structure has an insulating layer formed on a semiconductor substrate; b) forming a seed layer on an insulating layer covering the semiconductor substrate; c) forming a sacrifice layer on the seed layer; d) selectively etching the sacrifice layer to expose the seed layer, thereby defining an opening; e) forming a lower electrode layer on the seed layer disposed within the opening; f) removing the sacrifice layer to expose the lower electrode and a portion of the seed layer not covered by the lower electrode; g) oxidizing the exposed portion of the seed layer to form an insulating layer; and h) sequentially forming a ferroelectric layer and an upper electrode on the lower electrode.
In accordance with another aspect of the present invention, there is provided a method for fabricating a semiconductor memory device, comprising steps of a) providing a semiconductor structure, wherein the semiconductor structure includes a transistor formed on a semiconductor substrate; b) forming an interlayer insulating layer on the semiconductor structure; c) exposing a source/drain region contained in the transistor by selectively etching the interlayer insulating layer, thereby defining a contact hole; d) forming a plug within the contact hole; e) forming a seed layer on an entire resulting structure; f) forming a sacrifice layer on the seed layer; g) exposing the seed layer by selectively etching the sacrifice layer to thereby define an opening for defining a lower electrode region; h) forming a lower electrode on the seed layer disposed within the opening; i) removing the sacrifice layer to expose the lower electrode and a portion of the seed layer not covered by the lower electrode; j) oxidizing the exposed portion of the seed layer to form an insulating layer; and k) sequentially forming a ferroelectric layer and an upper electrode on the lower electrode.


REFERENCES:
patent: 5879956 (1999-03-01), Seon et al.
patent: 5913117 (1999-06-01), Lee
patent: 6323044 (2001-11-01), Harris et al.

Affiliated with

Also associated with

Rating

Method for fabricating semiconductor memory device having... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for fabricating semiconductor memory device having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating semiconductor memory device having... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2886898