Electrical connectors – With coupling movement-actuating means or retaining means in... – Coupling part for receiving edge of planar board moving...
Reexamination Certificate
1999-11-18
2002-09-10
Sircus, Brian (Department: 2839)
Electrical connectors
With coupling movement-actuating means or retaining means in...
Coupling part for receiving edge of planar board moving...
C439S341000, C439S376000, C361S760000
Reexamination Certificate
active
06447321
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to integrated circuit packages, and more specifically, to an improved vertical package for an integrated circuit.
BACKGROUND OF THE INVENTION
A semiconductor device is typically packaged as a chip and mounted on a circuit board to mechanically and electrically connect the semiconductor device to the circuit board. This allows the semiconductor device to be electrically coupled to various other devices within a digital data processing system.
One known package type is a surface vertical package (“SVP”), which provides for the edge-mounting of chips to circuit boards. The semiconductor device is packaged in a relatively flat package such that the leads that provide for electrical connections to the semiconductor device are positioned on one edge of the chip. Typically a semiconductor die containing an integrated circuit—which can be a semiconductor memory, processor, or ASIC, for example—resides in the center of a plastic package. Wires within the plastic package connect the semiconductor die with the leads, which reside on one end of the plastic package.
Each lead of the SVP chip is soldered to a respective solder pad on a circuit board to mechanically and electrically connect the semiconductor device to the circuit board. In the prior art, the leads of the SVP chip are bent substantially perpendicular relative to the SVP package so that the SVP chip is placed upright over the circuit board in soldering each lead to its respective solder pad. The SVP chip may have, at its bottom edge, supporting pins to help the SVP chip stand upright in soldering the SVP chip to the circuit board.
One problem with the prior SVP chip is that the electrical connection between the SVP chip and the circuit board is not of sufficiently high quality to handle extremely high frequencies and low voltage swings without electrical degradation.
Another disadvantage of the prior SVP chip is the difficulty in placing a large number of leads on one side of the SVP chip without having shorts between leads when the leads are soldered to the circuit board.
Another disadvantage of the prior SVP chip is that pressure applied to the SVP chip can lead to fractures in the leads, or short circuits, which in turn can lead to a loss of signal and a loss of data.
Another disadvantage of the prior SVP chip is the relative difficulty involved in installing and removing an SVP chip.
BRIEF SUMMARY OF THE INVENTION
One object of the present invention is to provide for a mechanical and electrical connection of a chip to a circuit board which that results in less pressure being applied to the leads of the chip.
Another object of the present invention is to provide for a heat spreader and pressure plate as part of the chip package.
Another object of the present invention is to provide an integrated ground plane for the chip package.
Another object of the present invention is to provide for the capability for users to mechanically and electrically couple and decouple chips from a circuit board with relative ease.
Another object of the present invention is to provide for a relatively low inductance connection in mechanically and electrically coupling chips to a circuit board.
A chip package is described. The chip package includes a base and an integrated circuit, or chip. The chip package further includes a flex circuit containing a plurality of traces. The flex circuit is coupled to the base, and extends from a bottom of the base. The flex-circuit has a substantially J-shaped form. The integrated circuit is coupled to the traces of the flex circuit, and the traces of the flex circuit are coupled to traces on a printed circuit board.
Another chip package is also described. The chip package includes a base which is substantially J shaped. A conforming flex circuit is coupled to the base. An integrated circuit is placed on the flex circuit, and the leads of the integrated circuit are coupled to the traces in the flex circuit. The traces of the flex circuit are coupled to traces on a printed circuit board.
Other objects, features, and advantages of the present invention will be apparent from the accompanying drawings and from the detailed description that follows below.
REFERENCES:
patent: 3082398 (1963-03-01), Valach
patent: 3114587 (1963-12-01), Herrmann
patent: 3701071 (1972-10-01), Landman
patent: 3874768 (1975-04-01), Cutchaw
patent: 4378139 (1983-03-01), Griffin et al.
patent: 4426689 (1984-01-01), Henle et al.
patent: 4586764 (1986-05-01), Mullen, III et al.
patent: 4598962 (1986-07-01), Reitz et al.
patent: 4636022 (1987-01-01), Sonobe
patent: 4678252 (1987-07-01), Moore
patent: 4714435 (1987-12-01), Stipanuk et al.
patent: 4795079 (1989-01-01), Yamada
patent: 4798541 (1989-01-01), Porter
patent: 4850892 (1989-07-01), Clayton et al.
patent: 4885126 (1989-12-01), Polonio
patent: 4891023 (1990-01-01), Lopata
patent: 4939570 (1990-07-01), Bickford et al.
patent: 4967262 (1990-10-01), Farnsworth
patent: 4975763 (1990-12-01), Baudouin et al.
patent: 5002494 (1991-03-01), Olsson
patent: 5026297 (1991-06-01), Krehbiel
patent: 5051366 (1991-09-01), Anderson et al.
patent: 5104324 (1992-04-01), Grabbe et al.
patent: 5229916 (1993-07-01), Frankeny et al.
patent: 5260601 (1993-11-01), Baudouin et al.
patent: 5278724 (1994-01-01), Angulas et al.
patent: 5337220 (1994-08-01), Granitz
patent: 5432678 (1995-07-01), Russell et al.
patent: 5568363 (1996-10-01), Kitahara
patent: 5569045 (1996-10-01), Hsu
patent: 5610642 (1997-03-01), Nobel et al.
patent: 5633533 (1997-05-01), Andros et al.
patent: 5673479 (1997-10-01), Hawthorne
patent: 5748209 (1998-05-01), Chapman et al.
patent: 5790380 (1998-08-01), Frankeny
patent: 5903292 (1999-05-01), Scheffelin et al.
patent: 3611-346 (1987-10-01), None
patent: 0226276 (1987-06-01), None
patent: 0472203 (1992-02-01), None
patent: 0542433 (1993-05-01), None
patent: 2109444 (1972-05-01), None
patent: 55-138264 (1980-10-01), None
patent: 59-31217 (1984-02-01), None
patent: 59-130453 (1984-07-01), None
patent: 1-166545 (1989-06-01), None
patent: 10-150065 (1998-06-01), None
patent: WO 93/18559 (1993-09-01), None
European Search Report, Application No. 0226276, 1 page., May 25, 1987.
“Chip-to-Package Interconnections”, p. 436, 437, 453., No Date.
Terry Costlow, “Connector combines metal with elastomers”, 1 page., No Date.
Rick Cook, “More Memory in Less Space”, Byte, Jun. 1995, p. 197-200.
Dave Brearly, Jr., “Assuring Reliability of Surface Mounted Connectors”, Proceedings of the Technical Program, vol. 2, Feb. 25, 26, 27, 1986, p. 606-614.
David Brearly Jr., “The connector/pcb interface key to success in surface mounting of connectors”, Microelectronics Journal, vol. 17, No. 3, 1986, p. 14-20.
Margaret A. Choudhury, “Fasteners Take on New Shapes”, Electronic Packaging & Production, p. 58-59.
R. P. Goel, “Greater Packaging Density Through Direct Surface Mounting of Components”, Surface Mount Technology, Dec. 1986, p. 17-20.
Neil Janota, “The Connectorization of Surface-Mount PC Boards”, Design News/Jun. 16, 1986, p. 88-90.
David L. Timmins, “An Elastomeric Interconnect System for Fine Pitch Leadless Chip Carriers”, 1984 IEEE, p. 138-143.
“Supporting the Surface Mounting Switchover”, New Electronics, Jun. 26, 1984, p. 63-67.
PCT Search Report, International application No. PCT/US98/15056, filed Jul. 21, 1998, 6 pages.
IBM Technical Disclosure Bulletin, vol. 33, No. 1A, Jun. 1990, p. 272.
Dillon John B.
Dillon Nancy David
Perino Donald V.
Dillon Nancy David
Prasad Chandrika
Rambus Inc.
Vierra Magen Marcus Harmon & DeNiro LLP
LandOfFree
Socket for coupling an integrated circuit package to a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Socket for coupling an integrated circuit package to a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Socket for coupling an integrated circuit package to a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2883324