Fishing – trapping – and vermin destroying
Patent
1994-05-13
1995-02-14
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 26, 437 61, 437 74, 148DIG86, 148DIG10, H01L 21265
Patent
active
053895630
ABSTRACT:
A semiconductor device having a reduced leakage current is fabricated in a short time at a low cost with excellent controllability. A buried layer (20) which includes a principal buried layer (21) of high ion concentration containing secondary defects (22) sandwiched between secondary buried layers (3a, 3b) of low ion concentration from upper and lower directions is formed on a semiconductor substrate (1). The secondary defects (22) have stable gettering effects for reducing defects caused during formation of a transistor (200) and contamination by heavy metals. Further, the secondary buried layers (3a, 3b) prevent depletion layers from reaching the secondary defects (22). The semiconductor device can be formed in a short time since no epitaxial growth is employed.
REFERENCES:
patent: 4948742 (1990-08-01), Nishimura et al.
patent: 4962051 (1990-10-01), Liaw
patent: 5023193 (1991-06-01), Manohii et al.
Kuroi Takashi
Kusunoki Shigeru
Hearn Brian E.
Mitsubishi Denki & Kabushiki Kaisha
Nguyen Tuan
LandOfFree
Method of fabricating a bipolar transistor having a high ion con does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a bipolar transistor having a high ion con, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a bipolar transistor having a high ion con will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-287578