Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2000-10-06
2002-05-21
Zarabian, A. (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185180
Reexamination Certificate
active
06392933
ABSTRACT:
BACKGROUND OF THE INVENTION
The electrically erasable programmable read-only memo (hereinafter referred to as EEPROM) has proven useful because it combines the convenience of non-volatile data storage with the capability to erase the stored data electrically, then program new data. The utility of EEPROM has been increased by the development of various types of flash EEPROM, which erase a large number of memory cells simultaneously. There is a strong interest in flash EEPROM with megabit storage capacity for use in devices such as portable computers.
The basic EEPROM memory cell has a field-effect transistor with a control gate and a floating gate. The cell is erased and programmed by producing a potential difference between the control gate and the source or drain large enough to cause Fowler-Nordheim tunneling of electrons into or out of the floating gate. A high voltage required for the tunneling is generated within the EEPROM chip.
For example, one prior-art EEPROM has a charge pump by which it generates 20 V internally, using the potential difference between this voltage and ground (0 V) for erasing and programming. Another prior-art EEPROM has a negative charge pump that generates −15 V internally, using the 20 V potential difference between this and the 5 V supply voltage for erasing and programming. Still another prior-art EEPROM produces 18 V and −11 V internally, using the potential difference between −11 V and the supply voltage (5 V) for erasing and the potential difference between 18 V and ground (0 V) for programming.
A problem with these prior-art EEPROMs is that the transistors that deliver voltages such as 20 V, 18 V, −11 V and −15 V to the memory cell must be large in size. To provide high breakdown voltages, these transistors require deep junctions and thick gate oxides, or increased gate lengths. Occupying excessive space on the EEPROM chip, they make it difficult to attain the high levels of integration desired for many applications.
A related problem is that longer-than-normal wafer processes are needed to fabricate these high-voltage transistors. Thus they add to the time and cost of the EEPROM manufacturing process.
A further problem, particularly in flash EEPROMs that erase all memory cells simultaneously, is that delivery of a high erasing voltage to a memory cell that is already erased can drive the floating gate of the memory cell into a depletion mode, causing the cell to leak and produce false data. Complex schemes have been necessary to avoid such overerasing.
SUMMARY OF THE INVENTION
It is accordingly an object of the present invention to reduce the voltages required for erasing and programming EEPROM memory cells.
Another object of the invention is to reduce the size of driver transistors for EEPROM word lines and bit lines.
Still another object is to reduce the size of select transistors in EEPROM memory cells.
Yet another object is to shorten the EEPROM fabrication process.
A further object is to avoid the problem of overerasing EEPROM memory cells.
The invented method of erasing and programming an EEPROM memory cell uses a supply voltage and a ground voltage to generate a first voltage higher than both the supply voltage and the ground voltage, and a second voltage lower than both the supply voltage and the ground voltage. The memory cell comprises a nonvolatile storage transistor having a floating gate. To erase the memory cell, the first voltage is applied on a first side of the floating gate electrode of the nonvolatile storage transistor and the second voltage is applied on a second side of the floating gate, opposite to the first side. To program the memory cell, the second voltage is applied on the first side of the floating gate, and the first voltage is applied on the second side of the floating gate.
REFERENCES:
patent: 4503524 (1985-03-01), McElroy
patent: 4769787 (1988-09-01), Furusawa et al.
patent: 4823318 (1989-04-01), D'Arrigo et al.
patent: 4953928 (1990-09-01), Anderson et al.
patent: 5003510 (1991-03-01), Kamisaki
patent: 5022000 (1991-06-01), Terasawa et al.
patent: 5047981 (1991-09-01), Gill et al.
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5122985 (1992-06-01), Santin
patent: 5134449 (1992-07-01), Gill et al.
patent: 5146106 (1992-09-01), Anderson et al.
patent: 5155701 (1992-10-01), Komori et al.
patent: 5168335 (1992-12-01), D'Arrigo et al.
patent: 5177705 (1993-01-01), McElroy et al.
patent: 5187683 (1993-02-01), Gill et al.
patent: 5235544 (1993-10-01), Caywood
patent: 5265052 (1993-11-01), D'Arrigo et al.
patent: 5781476 (1998-07-01), Seki et al.
patent: 5844842 (1998-12-01), Seki et al.
patent: 5917752 (1999-07-01), Seki et al.
patent: 5949715 (1999-09-01), Seki et al.
patent: 5959894 (1999-09-01), Seki et al.
patent: 5991200 (1999-09-01), Seki et al.
patent: 6016273 (2000-01-01), Seki et al.
patent: 0 320 231 (1989-06-01), None
patent: 5494 (1984-01-01), None
patent: 62-099997 (1987-05-01), None
patent: 63-188896 (1988-08-01), None
patent: 01-021795 (1989-01-01), None
patent: 52300 (1989-02-01), None
patent: 01-105397 (1989-04-01), None
patent: 01-289282 (1989-11-01), None
D'Arrigo et al., 1989 IEEE International Solid-State Circuits Conference, pp. 132-133; Session 10: Non-Volatile Memories; Tham 10.3: “A 5V-Only 256k Bit CMOS Flash EEPROM.”
N. Anantha et al., Electrically Erasable Floating Gate F.E.T. Mem. Cell, IBM Tech. Discl. Bull., vol. 17, No. 8, Jan. 1975, pp. 2311-2313.
R. Dockerty, Nonvol. Mem. Array w. Single Famos Dev. Per Cell, IBM Tech. Discl. Bull., vol. 17, No. 8, Jan. 1975, pp. 2314-2315.
M. Kikuchi et al., A 2047-Bit-N-Channel Fully Decoded Electrically Writable/Erasable Nonvol. R.O.M., 1stEuropean Solid State Circuits Conf. (ESSIRC) Kent, England, Sep. 2-5, 1975, 1 pp. 66-67.
Haddad, et al., “Degradations Due to Hole Trapping in Flash Memory Cells”, IEEE Electron Device Letters, vol. 10, Mar. 1989, pp. 117-119.
Kinberg Robert
Oki Electric Industry Co. Ltd.
Venable
Zarabian A.
LandOfFree
EEPROM erasing method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with EEPROM erasing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and EEPROM erasing method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2864969