Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame
Reexamination Certificate
2001-09-14
2002-05-28
Clark, Jasmine J B (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
C257S675000, C257S706000, C257S707000
Reexamination Certificate
active
06396130
ABSTRACT:
BACKGROUND
1. Technical Field:
This invention pertains to semiconductor packaging.
2. Related Art:
Integrated circuits (“ICs”) are formed on a single die, or “chip,” cut from a semiconductor wafer. The dies are relatively small, fragile, susceptible to harmful environmental elements, particularly moisture, and generate a relatively large amount of heat in a relatively small volume during operation. Accordingly, ICs must be packaged in affordable, yet robust packages that protect them from the environment, enable them to be reliably mounted and interconnected with associated electronic components, and effectively dissipate the heat they generate during operation.
The demand for electronic devices that are smaller, yet more functional, has resulted in the development of techniques for incorporating multiple dies in a single package, including techniques for “stacking” the dies on top of one another, or alternatively, arrayed in a coplanar relationship on a substrate. Another demand has been for packages in which the back surfaces of the dies can be biased to a specific electrical potential, e.g., ground (“V
ss
”), or a supply voltage (“V
cc
”).
SUMMARY
This invention provides a thin, affordable, small-outline, lead frame semi-conductor package having multiple, generally coplanar dies of the same or different sizes in which the back surfaces of each die can be separately biased to the same or to a different electrical potential. The package includes a plurality of electrically conductive leads held together in a spaced, planar relationship about a central opening defined by the leads, and a plurality of thick, plate-like heat sinks supported within the opening such they are generally coplanar with each other, parallel to the plane of the leads, and electrically isolated from the leads and each other.
Each of the heat sinks has an upper surface with a recess in it and a lower surface that can be exposed through the outer surface of a molded resin envelope encapsulating the package for the efficient dissipation of heat therefrom. A semi-conductor die is mounted in each of the recesses with its back surface in good thermal and electrical connection with the floor of the recess.
Each recess defines a wire bonding ring around the periphery of the upper surface of the respective heat sink immediately adjacent to the edges of the corresponding die for the bonding thereto of conductive wires from the die and/or the leads. The package enables the back surface of each die to be independently biased to the same or a different electrical potential, provides enhanced heat dissipating capabilities and an improved resistance to penetration by moisture, and yields a wire-bonding region that substantially shortens the length of wires bonded thereto and reduces the residual shear stresses acting on the bonds.
The present invention is best understood by reference to the following detailed description when read in conjunction with the accompanying drawings.
REFERENCES:
patent: 3930114 (1975-12-01), Hodge
patent: 4470507 (1984-09-01), Burns
patent: 5084753 (1992-01-01), Goida et al.
patent: 5091341 (1992-02-01), Asada et al.
patent: 5278446 (1994-01-01), Nagaraj et al.
patent: 5334872 (1994-08-01), Ueda et al.
patent: 5381042 (1995-01-01), Lerner et al.
patent: 5408127 (1995-04-01), Mostafazadeh
patent: 5428245 (1995-06-01), Lin et al.
patent: 5442234 (1995-08-01), Liang
patent: 5486720 (1996-01-01), Kierse
patent: 5506446 (1996-04-01), Hoffman et al.
patent: 5519576 (1996-05-01), Moore
patent: 5552966 (1996-09-01), Nagano
patent: 5583372 (1996-12-01), King et al.
patent: 5594234 (1997-01-01), Carter, Jr. et al.
patent: 5619070 (1997-04-01), Kozono
patent: 5639694 (1997-06-01), Diffenderfer et al.
patent: 5646831 (1997-07-01), Manteghi
patent: 5650592 (1997-07-01), Cheskis et al.
patent: 5691567 (1997-11-01), Lo et al.
patent: 5701034 (1997-12-01), Marrs
patent: 5757070 (1998-05-01), Fritz
patent: 5796160 (1998-08-01), Kozono
patent: 5801435 (1998-09-01), Otsuki
patent: 5804468 (1998-09-01), Tsuji et al.
patent: 5825623 (1998-10-01), Lee et al.
patent: 5843808 (1998-12-01), Karnezos
patent: 5854511 (1998-12-01), Shin et al.
patent: 5905299 (1999-05-01), Lacap
patent: 5929514 (1999-07-01), Yalamanchili
patent: 5936837 (1999-08-01), Scribner et al.
patent: 6005778 (1999-12-01), Spielberger et al.
patent: 6049977 (2000-04-01), Atkins et al.
patent: 6064115 (2000-05-01), Moscicki
patent: 6084777 (2000-07-01), Kalidas et al.
patent: 6093960 (2000-07-01), Tao et al.
patent: 6198163 (2001-03-01), Crowley et al.
patent: 6184585 (2002-02-01), Martinez et al.
patent: 6-151685 (1994-05-01), None
patent: 6-23659 (1994-08-01), None
Boland Bradley D.
Crowley Sean T.
Clark Jasmine J B
Skjerven Morrill LLP
LandOfFree
Semiconductor package having multiple dies with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor package having multiple dies with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor package having multiple dies with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2853946