Patent
1996-06-26
1998-09-01
Sheikh, Ayaz R.
39518313, G06F 700
Patent
active
058023780
ABSTRACT:
The present invention provides a system and method which ensures that machine state data, for each CPU in an MP system, corresponding to a specific point in time will always be saved, regardless of whether the system interrupt handler is enabled or disabled. A series of special purpose registers (SPR) are included, which are associated with the performance monitoring mechanism in each processor in the MP system. A time base mechanism in each CPU is used and synchronized across the entire MP system. When the time base mechanism requests that the machine state be recorded, the performance monitor then immediately stores the machine state values in the special purpose registers. Thus, the state of the each CPU in the MP system is saved at the identical point in time. The performance monitor issues an interrupt request to the interrupt handler and, if interrupts are enabled, the machine state data is stored for post-processing, or the like. However, if the interrupt handler has disabled interrupts, then the machine state data remains in the SPRs until interrupts are enabled and the data (corresponding to the same point in time) is then read from the special purpose registers into memory, or the like, for post-processing.
REFERENCES:
patent: 4068304 (1978-01-01), Beausoliel et al.
patent: 4222103 (1980-09-01), Chamberlin
patent: 4338677 (1982-07-01), Morrill, Jr. et al.
patent: 4435759 (1984-03-01), Baum et al.
patent: 4590550 (1986-05-01), Eilert et al.
patent: 4746920 (1988-05-01), Nellen et al.
patent: 4821178 (1989-04-01), Levin et al.
patent: 4952367 (1990-08-01), Porter et al.
patent: 5222229 (1993-06-01), Fukuda et al.
patent: 5317726 (1994-05-01), Horst
patent: 5317734 (1994-05-01), Gupta
patent: 5317752 (1994-05-01), Jewett et al.
Arndt Richard Louis
Levine Frank Eliot
Silha Edward John
Welbon Edward Hugh
International Business Machines - Corporation
McBurney Mark E.
Myers Paul R.
Salys Casimer K.
Sheikh Ayaz R.
LandOfFree
Performance monitoring in multiprocessor system with interrupt m does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Performance monitoring in multiprocessor system with interrupt m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performance monitoring in multiprocessor system with interrupt m will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-282469