Boots – shoes – and leggings
Patent
1976-11-16
1978-07-04
Shaw, Gareth D.
Boots, shoes, and leggings
365230, G11C 502
Patent
active
040992560
ABSTRACT:
A table translator circuit arrangement comprises a plurality of random access word organized memories, input circuitry, output circuitry, and control circuitry. The word locations of each memory are separated into control and data locations defined by corresponding ranges of memory access addresses. Each table entry comprises one or more access control bits and associated data. Each table address defines a control location in one memory of the plurality and data locations in additional memories of the plurality. An entry to be written into the table is provided to input rotate circuitry which is controlled by a portion of the table address which defines the location at which the entry is to be written. The input rotate circuitry delivers the access control bits of the entry to a memory in which a control location is accessed and delivers the associated data bits to additional memories in which data locations are accessed. When an entry is read from the table, the address corresponding to that entry is utilized to access the control and data locations containing the entry. An entry read from the table is provided to output rotate circuitry which is controlled by a portion of the table address which defines the location from which the entry is read. The output rotate circuitry reassociates the access control bits and the associated data bits to their original format. To rapidly clear the memory locations which can contain access control bits, all memory addresses which define control locations are sequentially accessed in parallel in all memories of the plurality. An address generator which defines the memory addresses at which control bits can be stored is stepped sequentially through those addresses and as each address is utilized, the control bits at those locations are cleared. Accordingly, a control location is simultaneously cleared in each of the memories of the plurality thereby dividing by the number of memories the time necessary to clear the table locations which can contain access control bits.
REFERENCES:
patent: 3648254 (1972-03-01), Beausoleil
patent: 3648255 (1972-03-01), Beausoleil et al.
patent: 3701984 (1972-10-01), Burns
patent: 3747070 (1973-07-01), Huttenhoff
patent: 3766534 (1973-10-01), Beausoleil et al.
patent: 3812467 (1974-05-01), Batcher
patent: 3840862 (1974-10-01), Ready
patent: 3902163 (1975-08-01), Amdahl et al.
patent: 3938100 (1976-02-01), Steiner
patent: 3967251 (1976-06-01), Levine
Bell Telephone Laboratories Incorporated
Sachs Michael
Shaw Gareth D.
Stevens Richard C.
Visserman Peter
LandOfFree
Method and apparatus for establishing, reading, and rapidly clea does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for establishing, reading, and rapidly clea, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for establishing, reading, and rapidly clea will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-281794