Non-volatile semiconductor memory device and data...

Details Non-volatile semiconductor memory device and data... Non-volatile semiconductor memory device and data...

2008-01-15

2008-01-15

Le, Vu A. (Department: 2824)

Static information storage and retrieval

Floating gate

Particular connection

C365S185220

Reexamination Certificate

active

07319614

ABSTRACT:
In a non-volatile semiconductor memory, a large current can be flowed through the memory cell during reading. The number of the column lines can be reduced. The electron injection to the floating gates of the respective memory cells is averaged to reduce the dispersion of the thresheld voltages thereof. The electron emission from the floating gates of the respective memory cells is also averaged to reduce the dispersion of the threshold voltages thereof. An increase in chip size due to latch circuits can be prevented. By noting that either of a plurality of “0” or “1” of the binary data are stored such in the memory cells of the memory cell bundle or block, a negative threshold voltage is allocated to the memory cells for storing the more bit side data of the binary data. A single column line is used in common for the two adjacent memory blocks. To inject electrons to the floating gates of the memory cells, voltage is increased gradually and stopped when electrons have been injected up to a predetermined injection rate. Electrons are once emitted from the floating gates, and thereafter the electrons are injected again to store one of a binary data. Further, the data latch circuits can be formed at any positions remote from the memory cell array.

REFERENCES:
patent: 4344156 (1982-08-01), Eaton, Jr. et al.
patent: 4434478 (1984-02-01), Cook et al.
patent: 4715017 (1987-12-01), Iwahashi
patent: 4931994 (1990-06-01), Matsui et al.
patent: 4933904 (1990-06-01), Stewart
patent: 4953129 (1990-08-01), Kobayashi et al.
patent: 4959812 (1990-09-01), Momodomi et al.
patent: 4962481 (1990-10-01), Choi et al.
patent: 5068827 (1991-11-01), Yamada et al.
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5132935 (1992-07-01), Ashmore, Jr.
patent: 5200920 (1993-04-01), Norman et al.
patent: 5233562 (1993-08-01), Ong et al.
patent: 5243559 (1993-09-01), Murai
patent: 5257225 (1993-10-01), Lee
patent: 5299162 (1994-03-01), Kim et al.
patent: 5341342 (1994-08-01), Brahmbhatt
patent: 5361227 (1994-11-01), Tanaka et al.
patent: 5369609 (1994-11-01), Wang et al.
patent: 5414658 (1995-05-01), Kim et al.
patent: 5504708 (1996-04-01), Santin et al.
patent: 5532959 (1996-07-01), Ninomiya et al.
patent: 5712818 (1998-01-01), Lee et al.
patent: 5831903 (1998-11-01), Ohuchi et al.
patent: 520505 (1992-12-01), None
patent: 550404 (1993-07-01), None
patent: 94 113374 (1997-07-01), None
patent: 264116 (1990-06-01), None
patent: 56 113199 (1981-09-01), None
patent: 56 130891 (1981-10-01), None
patent: 56 148971 (1983-03-01), None
patent: 87 172244 (1989-01-01), None
patent: 6417296 (1989-01-01), None
patent: 143400 (1989-09-01), None
patent: 5006680 (1993-01-01), None
patent: WO 9012400 (1990-10-01), None
R. Stewart et al., “A High Density EPROM Cell and Array,” technical paper, presented at 1986 Symposium on VLSI Technology, San Diego, U.S.A., pp. 89-90.
Endoh et al., “A Study of High-Performance NAND Structured EEPROMS,” IEICE Transactions on Electronics, vol. e75-c, No. 11, Nov. 1992, pp. 1351-1356.
Momodomi et al., “An Experimental 4-Mbit CMOS EEPROM with a NAND-Structured Cell,” IEEE journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1238-1243.
Jinbo et al., “A 5V-Only 16Mb Flash Memory with Sector-Erase Mode,” IEEE ISSCC 92 Session 9/Non-Volatile and Dynamic Rams/Paper 9.4, Jun. 1992, pp. 154-157.
R. Stewart et al., “A High Density EPROM Cell and Array,” technical paper, presented at 1986 Symposium on VLSI Technology, San Diego, U.S.A., pp. 89-90.
Endoh et al., “A Study of High-Performance NAND Structured EEPROMS,” IEICE Transactions on Electronics, vol. e75-c, No. 11, Nov. 1992, pp. 1351-1356.
Momodomi et al., “An Experimental 4-Mbit CMOS EEPROM with a NAND-Structured Cell,” IEEE journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1238-1243.
Jinbo et al., “A 5V-Only 16Mb Flash Memory with Sector-Erase Mode,” IEEE ISSCC 92 Session 9/Non-Volatile and Dynamic Rans/Paper 9.4, Jun. 1992, pp. 154-157.

Affiliated with

Also associated with

Rating

Non-volatile semiconductor memory device and data... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile semiconductor memory device and data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory device and data... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2807091