Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2008-07-01
2008-07-01
Malzahn, David H (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S200000
Reexamination Certificate
active
07395304
ABSTRACT:
A method and apparatus is disclosed that uses an arithmetic circuit for adding numbers represented in a redundant form to also subtract numbers received in redundant form, including numbers received from a bypass circuit. A non-propagative comparator circuit is then used to compare a given value with a result from the arithmetic circuit to determine if the result is equal to the given value. All of the operations described above can be accomplished without propagating carry signals throughout the circuitry.The method includes generating a complemented redundant form of at least one number supplied to the arithmetic circuit in redundant form. It also includes providing adjustment input to the arithmetic circuit to augment a result produced through the arithmetic circuit. This adjustment causes the arithmetic circuit to generate a valid outcome in redundant form as a result of a subtraction operation if the arithmetic operation is subtraction. Then the result is compared to a given value using a non-propagative comparator to determine equality or inequality of the result to the given value.
REFERENCES:
patent: 3935438 (1976-01-01), Grupe
patent: 4422143 (1983-12-01), Guttag
patent: 4709226 (1987-11-01), Christopher
patent: 4878192 (1989-10-01), Nishiyama et al.
patent: 4890127 (1989-12-01), Darley
patent: 4967388 (1990-10-01), Tate
patent: 4972362 (1990-11-01), Elkind et al.
patent: 5114577 (1992-05-01), Kusano et al.
patent: 5115408 (1992-05-01), Darley et al.
patent: 5144577 (1992-09-01), Linnenberg
patent: 5206825 (1993-04-01), Takagi et al.
patent: 5270962 (1993-12-01), Fettweis
patent: 5341322 (1994-08-01), Fettweis et al.
patent: 5386377 (1995-01-01), McClure
patent: 5418736 (1995-05-01), Widigen et al.
patent: 5659495 (1997-08-01), Briggs et al.
patent: 5680339 (1997-10-01), Moyse et al.
patent: 5696954 (1997-12-01), Guttag et al.
patent: 5754819 (1998-05-01), Lynch et al.
patent: 5764550 (1998-06-01), D'Souza
patent: 5808928 (1998-09-01), Miyoshi
patent: 5815420 (1998-09-01), Steiss
patent: 5923579 (1999-07-01), Widigen et al.
patent: 6466960 (2002-10-01), Winters
patent: 6519621 (2003-02-01), Yano
patent: 6629118 (2003-09-01), Hutchison et al.
PCT International Search Report, Application No. PCT/US 00/42165, date of completion of search, Jul. 3, 2001.
Parhami, B., “Comments on Evaluation of A+B=K Conditions Without Carry Propagation,” IEEE Transactions on Computers, vol. 43, No. 4, Apr. 1994.
Cortadella, J. et al., “Evaluation of A+B=K Conditions Without Carry Propagation,” IEEE Transactions on Computers, vol. 41, No. 11, Nov. 1992.
Duprat, J. et al., “Ecrire les nombres autrement pour calculer plus vite,” Technique et Science Informatiques, vol. 10, No. 3, 1991 (in French).
Parhami, B. et al., “On the Implementation of Arithmetic Support Functions for Generalized Sign-Digit Number Systems,” IEEE Transactions on Computers, vol. 42, No. 3, Mar. 19.
Lutz, D. et al., “Early Zero Detection,” International Conference on Computer Design, pp. 545-550, 1996.
Lutz, D. et al., “The Half-Adder Form and Early Branch Condition Resolution,” Arithmetic 13, pp. 266-273, 1997.
Lutz, D. et al., “Comparison of two's complement numbers,” Int. J. of Electronics, vol. 80, No. 4, pp. 513-523, 1996.
Lutz, D. et al., “Programmable Modulo-K Counters,” IEEE Transactions on Circuits and Systems—I: Fundamental Theory and Applications, vol. 43, No. 11, Nov. 1996.
Obaidat, M.S. et al., “Fast multi-step addition algorithm,” Int. Jnl. of Electronics, vol. 70, No. 5, pp. 839-849, 1991.
Bhushan Bharat
Crawford John
Grochowski Edward
Sharma Vinod
Intel Corporation
Malzahn David H
Mennemeier Lawrence M.
LandOfFree
Method and apparatus for performing single-cycle addition or... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for performing single-cycle addition or..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing single-cycle addition or... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2805368