Single latch data circuit in a multiple level cell...

Details Single latch data circuit in a multiple level cell... Single latch data circuit in a multiple level cell...

2011-08-23

2011-08-23

Tran, Michael T (Department: 2827)

Static information storage and retrieval

Floating gate

Multiple values

C365S185240

Reexamination Certificate

active

08004892

ABSTRACT:
A single latch circuit is coupled to each bit line in a multiple level cell memory device to handle reading multiple data bits. The circuit is comprised of a latch having an inverted node and a non-inverted node. A first control transistor selectively couples the non-inverted node to a latch output. A second control transistor selectively couples the inverted node to the latch output. A reset transistor is coupled between the inverted node and circuit ground to selectively ground the circuit when the transistor is turned on.

REFERENCES:
patent: 5566105 (1996-10-01), Tanaka et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5835414 (1998-11-01), Hung et al.
patent: 6141244 (2000-10-01), Pawletko et al.
patent: 6288936 (2001-09-01), Kawamura
patent: 6556479 (2003-04-01), Makuta et al.
patent: 6556499 (2003-04-01), Sato et al.
patent: 6735116 (2004-05-01), Lee et al.
patent: 6826082 (2004-11-01), Hwang et al.
patent: 6944045 (2005-09-01), Fujimori
patent: 6947323 (2005-09-01), Naso et al.
patent: 6985778 (2006-01-01), Kim et al.
patent: 7031192 (2006-04-01), Park et al.
patent: 7035144 (2006-04-01), Kim et al.
patent: 7145799 (2006-12-01), Naso et al.
patent: 7180803 (2007-02-01), Santin
patent: 7187584 (2007-03-01), Chang
patent: 7254071 (2007-08-01), Tu et al.
patent: 7274614 (2007-09-01), Bang et al.
patent: 7289360 (2007-10-01), Guterman et al.
patent: 2004/0151026 (2004-08-01), Naso et al.
patent: 2005/0018488 (2005-01-01), Kim et al.
patent: 2005/0213378 (2005-09-01), Chang
patent: 2005/0232011 (2005-10-01), Lee et al.
patent: 2005/0237804 (2005-10-01), Naso et al.
patent: 2006/0083063 (2006-04-01), Lee et al.
patent: 2006/0171205 (2006-08-01), Bang et al.
patent: 2006/0187710 (2006-08-01), Son
patent: 2006/0198188 (2006-09-01), Ju
patent: 2006/0221714 (2006-10-01), Li et al.
patent: 2008/0175063 (2008-07-01), Son et al.
patent: 1598831 (2005-11-01), None
patent: WO 2005/069150 (2005-07-01), None
patent: WO 2005/106892 (2005-11-01), None

Affiliated with

Also associated with

Rating

Single latch data circuit in a multiple level cell... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single latch data circuit in a multiple level cell..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single latch data circuit in a multiple level cell... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2787991