Split embedded DRAM processor

Details Split embedded DRAM processor Split embedded DRAM processor

2008-07-01

2008-07-01

Treat, William M (Department: 2181)

Electrical computers and digital processing systems: processing

Processing architecture

Microprocessor or multichip or multimodule processor having...

C345S503000

Reexamination Certificate

active

07395409

ABSTRACT:
A processing architecture includes a first CPU core portion coupled to a second embedded dynamic random access memory (DRAM) portion. These architectural components jointly implement a single processor and instruction set. Advantageously, the embedded logic on the DRAM chip implements the memory intensive processing tasks, thus reducing the amount of traffic that needs to be bussed back and forth between the CPU core and the embedded DRAM chips. The embedded DRAM logic monitors and manipulates the instruction stream into the CPU core. The architecture of the instruction set, data paths, addressing, control, caching, and interfaces are developed to allow the system to operate using a standard programming model. Specialized video and graphics processing systems are developed. Also, an extended very long instruction word (VLIW) architecture implemented as a primary VLIW processor coupled to an embedded DRAM VLIW extension processor efficiently deals with memory intensive tasks. In different embodiments, standard software can be accelerated either with or without the express knowledge of the processor.

REFERENCES:
patent: 4701844 (1987-10-01), Thompson et al.
patent: 4796175 (1989-01-01), Matsuo et al.
patent: 5010477 (1991-04-01), Omada et al.
patent: 5175835 (1992-12-01), Beighe et al.
patent: 5203002 (1993-04-01), Wetzel
patent: 5317709 (1994-05-01), Sugimoto
patent: 5396641 (1995-03-01), Iobst et al.
patent: 5475631 (1995-12-01), Parkinson et al.
patent: 5485624 (1996-01-01), Steinmetz et al.
patent: 5500828 (1996-03-01), Doddington et al.
patent: 5584034 (1996-12-01), Usami et al.
patent: 5588118 (1996-12-01), Mandava et al.
patent: 5594917 (1997-01-01), Palermo et al.
patent: 5619665 (1997-04-01), Emma
patent: 5638530 (1997-06-01), Pawate et al.
patent: 5650955 (1997-07-01), Puar et al.
patent: 5787303 (1998-07-01), Ishikawa
patent: 5805850 (1998-09-01), Luick
patent: 5852741 (1998-12-01), Jacobs et al.
patent: 5862396 (1999-01-01), Motomura
patent: 5886701 (1999-03-01), Chauvin et al.
patent: 5923893 (1999-07-01), Moyer et al.
patent: 5978838 (1999-11-01), Mohamed et al.
patent: 6000027 (1999-12-01), Pawate et al.
patent: 6026478 (2000-02-01), Dowling
patent: 6226738 (2001-05-01), Dowling
patent: 0 584 783 (1993-08-01), None
patent: 2 244 828 (1990-03-01), None
Saulsbury et al., “Missing the memory wall: the case for processor/memory integration”, ACM Sigarch Computer Architecture News, vol. 4, iss. 2, May 1996, pp. 90-101.
Shimizu et al., “A multimedia 32 b RISC microprocessor with 16 Mb DRAM”, Solid-State Circuits Conference, 1996. Digest of Technical Papers. 43rd ISSCC., 1996 IEEE International, Feb. 8-10, 1996, pp. 216-217, 448.
Patterson et al., “A case for Intelligent RAM: IRAM”, (Preliminary version of paper to appear in IEEE Micro), Feb. 10, 1997, pp. 1-23.
Keeton, et al., “IRAM and SmartSIMM: Overcoming the I/O Bus Bottleneck,” Computer Science Division, University of California at Berkeley (Jun. 1997) pp. 1-9.
Papamichalis, Panos, et al., “The TMS320C30 Floating-Point Digital Signal Processor”, IEEE Micro, (Dec. 1988) pp. 13-29.

Affiliated with

Also associated with

Rating

Split embedded DRAM processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Split embedded DRAM processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Split embedded DRAM processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2768167