Training connections in a memory arrangement

Details Training connections in a memory arrangement Training connections in a memory arrangement

2011-03-15

2011-03-15

Holmes, Michael (Department: 2129)

Data processing: artificial intelligence

Neural network

Learning task

Reexamination Certificate

active

07908232

ABSTRACT:
A method of training connections in a memory arrangement includes training a connection between a memory section and a receiver portion of a controller for controlling the memory arrangement before or simultaneously with a training of essentially all other connections between elements of the memory arrangement that are to be trained.

REFERENCES:
patent: 6366897 (2002-04-01), Means et al.
patent: 6671765 (2003-12-01), Karlsson et al.
patent: 7502763 (2009-03-01), Ayala et al.
patent: 7752151 (2010-07-01), Nugent
patent: 7814038 (2010-10-01), Repici
patent: 7827124 (2010-11-01), McKinstry et al.
patent: 2005/0144342 (2005-06-01), Renaud et al.
patent: 2006/0045031 (2006-03-01), Hickey et al.
patent: 2006/0053328 (2006-03-01), Panikkar et al.
patent: 2006/0092969 (2006-05-01), Susnow et al.
patent: 2006/0095646 (2006-05-01), Gower et al.
Single-ended Coding Techniques for Off-chip Interconnects to Commodity Memory, Choudhury, M.; Ringgenberg, K.; Rixner, S.; Mohanram, K.; Design, Automation & Test in Europe Conference & Exhibition, 2007. DATE '07 Digital Object Identifier: 10.1109/DATE.2007.364436 Publication Year: 2007 , pp. 1-6.
Estimation of receiver frequency error in a TDOA-based direction-finding system, Falk, J.; Handel, P.; Jansson, M.; Signals, Systems and Computers, 2004. Conference Record of the Thirty-Eighth Asilomar Conference on vol. 2 Digital Object Identifier: 10.1109/ACSSC.2004.1399532 Publication Year: 2004 , pp. 2079-2083 vol. 2.
Incremental multi-hop scheduling algorithms for all-optical broadcast-and-select networks with arbitrary tuning latencies, Bianco, A.; Guido, M.; Leonardi, E.; Global Telecommunications Conference, 2000. GLOBECOM '00. IEEE vol. 2 Digital Object Identifier: 10.1109/GLOCOM.2000.891348 Publication Year: 2000 , pp. 1313-1318 vol. 2.
Incremental scheduling algorithms for WDM/TDM networks with arbitrary tuning latencies, Bianco, A.; Guido, M.; Leonardi, E.; Communications, IEEE Transactions on vol. 51 , Issue: 3 Digital Object Identifier: 10.1109/TCOMM.2003.809719 Publication Year: 2003 , pp. 464-475.

Affiliated with

Also associated with

Rating

Training connections in a memory arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Training connections in a memory arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Training connections in a memory arrangement will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2764601