Memory array and method of operating a memory

Static information storage and retrieval – Floating gate – Particular connection

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185110, C365S185180

Reexamination Certificate

active

08004899

ABSTRACT:
A memory array is shown, including memory cells with source and drain doped regions, and global bit lines coupled to the doped regions via select transistors. The connections of the select transistors are configured such that the respective loading capacitances of two global bit lines respectively coupled to the source and the drain of a memory cell to be read do not vary with the memory cell to be read. A method of operating the memory array is also shown, including, in reading a selected memory cell, applying voltages to the gate, the drain and the source thereof respectively from a word line, a first global bit line and a neighboring second global bit line, and turning on a select transistor coupled to a third global bit line separate from the first and the second ones by at least one other global bit line.

REFERENCES:
patent: 6272043 (2001-08-01), Hollmer
patent: 6532173 (2003-03-01), Iioka et al.
patent: 6680872 (2004-01-01), Hibino
patent: 2004/0022092 (2004-02-01), Dvir et al.
patent: 2006/0083078 (2006-04-01), Sforzin et al.
patent: 2006/0280022 (2006-12-01), Kono et al.
patent: 2007/0242539 (2007-10-01), Ilda
patent: 485363 (2002-05-01), None
patent: I234163 (2005-06-01), None
patent: I277096 (2007-03-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory array and method of operating a memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory array and method of operating a memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory array and method of operating a memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2763220

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.