Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2008-07-22
2008-07-22
Lam, Tuan T (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S161000, C327S244000, C327S245000
Reexamination Certificate
active
07403054
ABSTRACT:
A circuit apparatus and method for generating multiphase clocks in a delay lock loop (DLL) at sub-picosecond granularity. The circuit and method of the invention involves locking a number of cycles M in an N stage DLL, e.g., M cycles, where M is an prime number, which results in clock edges in each cycle that are not located at the same phase locations in each of the M cycles. Any of the phase locations from any of the cycles can be used to generate a clock edge for all cycle in the system application. This requires a special technique to “lock” the DLL loop over a M cycle period instead of a one cycle period. The benefit is that it improves the clock placement granularity by a factor of M over the previous art.
REFERENCES:
patent: 4734910 (1988-03-01), Izadpanah
patent: 5018169 (1991-05-01), Wong et al.
patent: 5057771 (1991-10-01), Pepper
patent: 5220206 (1993-06-01), Tsang et al.
patent: 5942927 (1999-08-01), Etheridge et al.
patent: 6388753 (2002-05-01), Hall et al.
patent: 6560007 (2003-05-01), Uchiyama et al.
patent: 6642801 (2003-11-01), Zortea et al.
patent: 6680874 (2004-01-01), Harrison
patent: 6842399 (2005-01-01), Harrison
patent: 6930524 (2005-08-01), Drexler
patent: 7024122 (2006-04-01), Uchiyama et al.
patent: 7057432 (2006-06-01), Yoo et al.
patent: 7187242 (2007-03-01), Karlsson
patent: 7236028 (2007-06-01), Choi
patent: 2003/0117196 (2003-06-01), Uchiyama et al.
patent: 2006/0002239 (2006-01-01), Gage et al.
patent: 2006/0045222 (2006-03-01), Kim et al.
patent: 2006/0255859 (2006-11-01), Zanchi et al.
patent: 2007/0152723 (2007-07-01), Ahn et al.
patent: 1 653 652 (2006-05-01), None
patent: WO 96/27943 (1996-09-01), None
patent: WO 02/17050 (2002-02-01), None
Ahmed, S.I., et al., “ A multiple-rotating-clock-phase architecture for digital data recovery circuits using Verilog-A,” Conference: Proceedings of the 2005 IEEE International Behavioral Modeling and Simulation Workshop (IEEE Cat. No. 05TH8833), p. 112-117. Publisher: IEEE, Piscataway, NJ, USA, 2005, vii+145 Pages. Conference: Proceedings of the 2005 IEEE International Behavioral Modeling and Simulation.
Bae, Y.-C., et al., “A mixed PLL/DLL architecture for low jitter clock generation,” Conference: IEEE International Symposium on Circuits and Systems, (Vancouver BC CAN), 2004, Publication Date: 2004, p. 788-791. Publisher: IEEE Piscataway, New Jersey. PASCAL. Dialog® File No. 144 Accession No. 17839795. Abstract Only.
Chang, H.-H., et al., “A wide-range and fixed latency of one clock cycle delay-locked loop,” Conference: SCAS : symposium on circuits and systems, (Phoenix-Scottsdale AZ USA) , May 26, 2002. Publication Date: 2002, p. III.675-III.678. Publisher: IEEE Piscataway NJ. PASCAL. Dialog® File No. 144 Accession No. 16630433. Abstract Only.
Chen, Kuo-Hsing, et al., “A fast-lock DLL with power-on reset circuit,” Conference: IEEE International Symposium on Circuits and Systems, (Vancouver BC CAN), 2004, Publication Date: 2004, p. 357-360, Publisher: IEEE Piscataway, New Jersey. PASCAL. Dialog® File No. 144 Accession No. 17839687. Abstract Only.
Chung, Daehyun, “Chip-package hybrid clock distribution network and DLL for low jitter clock delivery,” IEEE International Solid-State Circuits Conference (ISSCC 2005), (San Francisco, CA, USA, Feb. 6-10, 2005), Conference: IEEE International Solid-State Circuits Conference, (San Francisco, CA USA) , Feb. 6, 2005. IEEE journal of solid-state circuits, 2006, vol. 41, No. 1, p. 274-286. PASCAL. Dialog® File.
Coban, A.L., et al., “A 2.5-3.125-Gb/s quad transceiver with second-order analog DLL-based CDRs,” Conference: IEEE 2004 Custom Integrated Circuits Conference (CICC 2004), (Orlando, FL USA), Oct. 3, 2004, IEEE journal of solid-state circuits, 2005, vol. 40, No. 9, p. 1940-1947. PASCAL. Dialog® File No. 144 Accession No. 17354394. Abstract Only.
Garleep, B., et al., “A Portable Digital DLL Architecture for CMOS Interface Circuits,” Conference: VLSI circuits—Symposium, Symposium on VLSI Circuits, 1998, p. 214-215. Publisher: IEEE, 1998. Dialog® File No. 65 Accession No. 2471745. Inside Conferences Item ID: CN025808856. Abstract Only.
Hwang, Chorng-Sii, et al., “A wide-range and fast-locking clock synthesizer IP based on delay-locked loop, ” Conference: IEEE International Symposium on Circuits and Systems, (Vancouver BC CAN), 2004., Publication Date: 2004, p. 785-788. Publisher: IEEE Piscataway, New Jersey. PASCAL. Dialog® File No. 144 Accession No. 17839021. Abstract Only.
IEEE, “4.6 Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin ×16 DDR SDRAM,” Conference: International solid-state circuits conference; digest of technical papers, Digest of Technical Papers of the Solid State Circuits Conference, 2001, p. 68-69, Publisher: IEEE, 2001. Abstract Only.
IEEE2, Proceedings of the IEEE 2006 Custom Integrated Circuits Conference (IEEE Cat No. 06CH37753C), Publisher: IEEE, Piscataway, NJ, USA, 2006, CD-ROM Pages. Conference: Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, Sep. 10-13, 2006, San Jose, CA, USA, Dialog® File No. 2 Accession No. 10464562. Abstract Only.
Kim, K., et al., “An unlimited lock range DLL for clock generator,” Conference: IEEE International Symposium onCircuits and Systems, (Vancouver BC CAN), 2004 Publication Date: 2004, p. 776-779, Publisher: IEEE Piscataway,New Jersey. PASCAL. Dialog® File No. 144 Accession No. 17839792. Abstract Only.
Kim, Byung-Guk, “A 250MHz-2GHz wide range delay-locked loop,” Proceedings of the IEEE 2004 custom integrated circuits conference: Orlando, Florida, Oct. 3-6, 2004. Publication Date: 2004, p. 139-142. Publisher: Institute of Electrical and Electronics Engineers Piscataway NJ. PASCAL. Dialog® File No. 144 Accession No. 17460940. Abstract Only.
Lee, J-B., et al., “Digitally-controlled DLL and I/O circuits for 500 Mb/s/pin *16 DDR SDRAM,” Conference: 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No. 01CH37177), p. 68-9, 431, Publisher: IEEE, Piscataway, NJ, USA, 2001, 495 Pages. INSPEC. Dialog® File No. 2 Accession No. 7912649. Abstract Only.
Lee, H., et al., “Burst mode packet receiver using a second order DLL,” Conference: Symposium on VLSI Circuits, 18, (Honolulu HI USA), 2004. Publication Date: 2003 p. 264-267. Publisher: IEEE Piscataway NJ; Business Center for Academic Societies Tokyo. PASCAL. Dialog® File No. 144 Accession No. 17691491. Abstract Only.
Perrott, M.H., “Fast and Accurate Behavioral Simulation of Fractional-N Frequency Synthesizers and other PLL/DLL Circuits,” Conference: Design automation—Conference; 39th , Design Automation Conference, 2002; 39th, p. 498-503. Publisher: ACM, 2002. Dialog® File No. 65 Accession No. 4212162. Inside Conferences Item ID: CN044189239. Abstract Only.
Rashidzadeh, Rashid, et al., “On-chip measurement of waveforms in mixed-signal circuits using a segmented subsampling technique,” Analog Integrated Circuits and Signal Processing, vol. 50, No. 2, p. 105-13. Publisher: Kluwer Academic Publishers, Feb. 2007.Dialog® File No. 2 Accession No. 10416256. Abstract Only.
Schaub, J.D., et al., “13GHz On-chip Oscilloscope with Sub-picosecond Resolution Using Asynchronous Clock,” in: International SOI Conference, 2006 IEEE, Date: Oct. 2006, pp. 123-124, INSPEC Accession No. 9220741. DOI: 10.1109/SOI.2006.284466. Posted online: Jan. 15, 2007 13:06:56.0. http://ieeexplore.iee.org/search/srchabstract.jsp?arnumber=4062914&isnumber=4062842&punumber=4062841&k2dockey=4062914@ieeecnfs&query=%28+%28+sub-picosecond%3Cin%3Emetadata+%29+%3Cand%3E+28+clock%3Cin%3Emetadata+%29+%29%3Cand%3E+%28+generator%3Cin%3Emetadata+%29&pos=0. Abstract Only.
Malladi Anjali R.
Ro Christopher
Wyatt Stephen D.
Harding W. Riyon
International Business Machines - Corporation
Lam Tuan T
Scully , Scott, Murphy & Presser, P.C.
LandOfFree
Sub-picosecond multiphase clock generator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sub-picosecond multiphase clock generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sub-picosecond multiphase clock generator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2762818