Gated clock conversion

Details Gated clock conversion Gated clock conversion

2011-08-23

2011-08-23

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

C716S101000

Reexamination Certificate

active

08006206

ABSTRACT:
Gated clock signals in ASIC designs are automatically optimized for implementation with a programmable device. Components having gated clock signals are identified and converted to operate directly from the base clock signal. To maintain compatibility, the data signal to the component is modified to connect with additional input logic responsive to a clock enable signal. The input logic modifies the signal received by the component's data input so that the component's output in response to the clock enable signal is unchanged. To this end, a system and method may identify the logic cone associated with a gated clock signal, convert this logic cone into a Boolean expression, and determine cofactors of the base clock signal from this Boolean expression. The input logic and clock enable logic are derived from an analysis of the cofactors of the base clock signal.

REFERENCES:
patent: 7424689 (2008-09-01), Yuan
patent: 2007/0130549 (2007-06-01), Eisner et al.

Affiliated with

Also associated with

Rating

Gated clock conversion does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Gated clock conversion, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gated clock conversion will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2742133