Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Patent
1997-06-30
1998-09-01
Saadat, Mahshid D.
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
257750, H01L 2348, H01L 2352, H01L 2940
Patent
active
058014438
ABSTRACT:
A semiconductor device including a first wiring layer formed on a main surface of a semiconductor substrate, and a first insulating film layer having first and second contact holes which reach the main surface of the semiconductor substrate formed on the first wiring layer. A second wiring layer is formed on the first insulating film layer, and a first electric conductor, connected electrically to the semiconductor substrate, is formed in the first contact hole by self-alignment with respect to the first wiring layer and is isolated electrically from the first wiring layer. A second electric conductor, electrically connecting the second wiring layer to the semiconductor substrate is formed in the second contact hole by self-alignment with respect to the first wiring layer and is isolated electrically from the first wiring layer. A second insulating film layer is formed on the second wiring layer and has a third contact hole which reaches the first contact hole. A first electrode (or third wiring layer), formed on the second insulating film layer and in the third contact hole by self-alignment with respect to the second wiring layer, is electrically connected to the first electric conductor and is electrically insulated from the second wiring layer, since the bit line and gate electrode are not exposed in the contact hole when the contact hole was formed. Therefore, a semiconductor device of high integration is formed without any short circuit between the capacitor electrode and bit line or gate electrode and without any short circuit between the bit line and gate electrode.
REFERENCES:
patent: 5341026 (1994-08-01), Harada et al.
patent: 5500558 (1996-03-01), Hayashide
patent: 5532516 (1996-07-01), Pasch et al.
patent: 5631478 (1997-05-01), Kumura
patent: 5717251 (1998-02-01), Hayashi et al.
Clark S. V.
Mitsubishi Denki & Kabushiki Kaisha
Saadat Mahshid D.
LandOfFree
Semiconductor device with short circuit prevention and method of does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device with short circuit prevention and method of, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device with short circuit prevention and method of will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-272322