Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated...
Reexamination Certificate
2011-07-19
2011-07-19
Nguyen, Ha Tran T (Department: 2829)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
C257S276000, C438S108000
Reexamination Certificate
active
07982279
ABSTRACT:
A method of manufacturing a stacked-type semiconductor device, including the steps of: forming dividing grooves, having a depth corresponding to a finished thickness for a plurality of first chips formed on the face side of a wafer, on the face side of the wafer along planned dividing lines; stacking existing second chips on the first chips; covering the face-side surfaces of the second chips with a protective member; and grinding the back side of the wafer until the dividing grooves are exposed and the first chips are thinned to the finished thickness, to obtain semiconductor devices of a two-layer structure.
REFERENCES:
patent: 2008/0006900 (2008-01-01), Chan et al.
patent: 2008/0032450 (2008-02-01), Huang
patent: A 2007-67082 (2007-03-01), None
Brown Valerie
Disco Corporation
Greer Burns & Crain Ltd.
Nguyen Ha Tran T
LandOfFree
Method of manufacturing stacked-type semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing stacked-type semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing stacked-type semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2722727