Efficient switching architecture with reduced stub lengths

Details Efficient switching architecture with reduced stub lengths Efficient switching architecture with reduced stub lengths

2011-01-04

2011-01-04

Patel, Paresh (Department: 2829)

Electricity: measuring and testing

Measuring, testing, or sensing electricity, per se

With rotor

Reexamination Certificate

active

07863888

ABSTRACT:
A switching topology for communicating signals in an automatic test system includes a plurality of switching circuits each for selectively passing signals or crossing signals. Switching circuits are connected together such that each node of any switching circuit connects to no more than one node of any other switching circuit. This topology offers improved signal integrity, reduced cost, and reduced space as compared with conventional, matrix-style switching topologies.

REFERENCES:
patent: 4060699 (1977-11-01), Ataka et al.
patent: 4620304 (1986-10-01), Faran, Jr.
patent: 4798435 (1989-01-01), Fujiwara et al.
patent: 4837855 (1989-06-01), Hajikano et al.
patent: 5124636 (1992-06-01), Pincus
patent: 5124638 (1992-06-01), Winroth
patent: 5243272 (1993-09-01), Hall
patent: 5406138 (1995-04-01), Srinivasan et al.
patent: 5440550 (1995-08-01), Follett
patent: 5751868 (1998-05-01), Bala et al.
patent: 6018523 (2000-01-01), Even
patent: 6125112 (2000-09-01), Koning et al.
patent: 6657998 (2003-12-01), Li
patent: 6693902 (2004-02-01), Sahlman et al.
patent: 6958598 (2005-10-01), Xu
patent: 7016345 (2006-03-01), Li
patent: 7113505 (2006-09-01), Williams
patent: 7397808 (2008-07-01), Lee et al.
patent: 2003/0043015 (2003-03-01), Gershfeld
patent: 2 538 912 (1984-07-01), None
patent: 56-117495 (1981-09-01), None
International Search Report, Mailing Date Jan. 27, 2005.
“On the Bisection Width and Expansion of Butterfly Networks” Bornstein, C.; Litman, A.; Maggs, B.M.; Sitaraman, R.K.; Yatzkar, T.; Parallel Processing Symposium, 1998. 1998 IPPS/SPDP. Proceedings of the First Merged International . . . and Symposium on Parallel and Distributed Processing 1998 , Mar. 30-Apr. 3, 1998, pp. 144-150.
“Logically Controlled Chip Interconnection Technique” IBM Technical Disclosure Bulletin, IBM Corp. New York, US—vol. 32, No. 3B, Aug. 1, 1989, pp. 294-299, XP000029849, ISSN: 0018-8689, figure 3.
Patent Abstract of Japan, JP 56 117495 A (Meisel Electric Co Ltd), Sep. 14, 1981 abstract; figures 1,3.

Affiliated with

Also associated with

Rating

Efficient switching architecture with reduced stub lengths does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient switching architecture with reduced stub lengths, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient switching architecture with reduced stub lengths will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2722668