Self-aligned, integrated circuit contact

Details Self-aligned, integrated circuit contact Self-aligned, integrated circuit contact

2011-08-02

2011-08-02

Pert, Evan (Department: 2826)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Of specified configuration

C257SE23145

Reexamination Certificate

active

07989957

ABSTRACT:
Embodiments concern contacts for use in integrated circuits, which have a reduced likelihood of shorting to unrelated portions of an overlying conductive layer due to contact misalignment. Embodiments for forming the integrated circuit include performing a first etching process to pattern the conductive layer, where the etching compound used in the first etching process is relatively selective to the conductive layer's materials. Embodiments also include performing a second, contact related etching process that removes a portion of any misaligned contacts that were exposed by the first etching process, where the etching compound used in the second etching process is selective to the contacts' materials. The embodiments can be used to form vias and other interconnect structures as well. The modified contacts and vias are adapted for use in conjunction with memory cells and apparatus incorporating such memory cells, as well as other integrated circuits.

REFERENCES:
patent: 5466639 (1995-11-01), Ireland
patent: 5556500 (1996-09-01), Hasegawa et al.
patent: 5796746 (1998-08-01), Farnworth et al.
patent: 5798299 (1998-08-01), Chung
patent: 5935451 (1999-08-01), Dautartas et al.
patent: 5990021 (1999-11-01), Prall et al.
patent: 6103623 (2000-08-01), Lien et al.
patent: 6117725 (2000-09-01), Huang
patent: 6217721 (2001-04-01), Xu et al.
patent: 6303492 (2001-10-01), Rhodes et al.
patent: 6313508 (2001-11-01), Kobayashi
patent: 6348411 (2002-02-01), Ireland et al.
patent: 6353269 (2002-03-01), Huang
patent: 6420257 (2002-07-01), Ireland
patent: 6429474 (2002-08-01), Gambino et al.
patent: 6479378 (2002-11-01), Ireland
patent: 6492734 (2002-12-01), Watanabe
patent: 6531352 (2003-03-01), Sandhu et al.
patent: 6686288 (2004-02-01), Prall et al.
patent: 6686648 (2004-02-01), Gebauer et al.
patent: 6696359 (2004-02-01), Ireland
patent: 2001/0035547 (2001-11-01), Isogal
patent: 2001/0053612 (2001-12-01), Juengling
patent: 2002/0066914 (2002-06-01), Imai et al.
patent: 2002/0086517 (2002-07-01), Barth et al.
patent: 2004/0041263 (2004-03-01), Ireland
patent: 2171360 (1986-08-01), None
Wolf, S., et al., “Silicon Processing for the VLSI Era”,vol. 1—Process techology, second edition, Lattice Press, Sunset beach, ISBN:0-9616721-6-1, (2000), 207.

Affiliated with

Also associated with

Rating

Self-aligned, integrated circuit contact does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-aligned, integrated circuit contact, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned, integrated circuit contact will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2720559