Single supply pass gate level converter for multiple supply...

Details Single supply pass gate level converter for multiple supply... Single supply pass gate level converter for multiple supply...

2011-06-14

2011-06-14

Le, Dinh T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Amplitude control

C326S062000, C326S081000

Reexamination Certificate

active

07961028

ABSTRACT:
The present invention relates to a level converter used in a multiple supply voltage system that is required to design a low-power and high-performance semiconductor, and more particularly, to a single supply pass gate level converter (SPLC) for a multiple supply voltage system, which has low power consumption, operates at high speed, and uses only a single supply voltage. The SPLC includes an input data providing circuit unit which receives an input signal of a low supply voltage; a data inversion circuit unit which receives input data from the input data providing circuit unit and outputs inversed input data; a feedback circuit unit which is fed back by an output of the data inversion circuit unit; and a data output buffer which inverses an output of the data inversion circuit unit and outputs an inversed signal. The input data providing circuit unit, the data inversion circuit unit, the feedback circuit unit, and the data output buffer are all driven by a high supply voltage such that only a single supply voltage which is the high supply voltage is required.

REFERENCES:
patent: 6023183 (2000-02-01), Cao et al.
patent: 6433583 (2002-08-01), Micheloni et al.
patent: 7336100 (2008-02-01), Correale, Jr. et al.
patent: 7652505 (2010-01-01), Kanzaki
patent: 7683667 (2010-03-01), Kim
patent: 2001-0058513 (2001-07-01), None
patent: 10-00788356 (2008-01-01), None
K. Usami and M. Horowitz, “Clustered voltage scaling technique for low-power design,” Proc. International Symposium on Low Power Design, Apr. 1995, pp. 3-8.
R. K. Krishnamurthy, A. Alvandpour, V. De, and S. Borkar, “High-performance and low-power challenges for sub-70nm microprocessor circuits,” Proc. IEEE Custom Integrated Circuits Conference, May 2002, pp. 125-128.
K. Usami, M. Igarashi, F. Minami, T. Ishikawa, M. Kanazawa, M. Ichida, and K. Nogami, “Automated low-power technique exploiting multiple supply voltages applied to a media processor,” IEEE J. Solid-State Circuits, Mar. 1998, vol. 33, No. 3, pp. 463-472.
F. Ishihara, F. Sheikh, and B. Nikolic, “Level conversion for dual-supply systems,” IEEE Transation VLSI System, Feb. 2004, vol. 12, No. 2, pp. 185-195.
R. Puri, L. Stok, J. Cohn, D. Kung, D. Pan, D. Sylvester, A. Srivastava, and S. Kulkarni, “Pushing ASIC performance in a power envelope,” Proc. 40th Design Automation Conference, Jun. 2003, pp. 788-793.
Korean Intellectual Property Office, Non-Final Rejection, Appln No. 10-2008-0133840, dated Sep. 16, 2010.

Affiliated with

Also associated with

Rating

Single supply pass gate level converter for multiple supply... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single supply pass gate level converter for multiple supply..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single supply pass gate level converter for multiple supply... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2719118