Multiple CPU control system

Details Multiple CPU control system Multiple CPU control system

1978-10-31

1980-10-28

Smith, Jerry

Boots, shoes, and leggings

G06F 946, G06F 304

Patent

active

042310865

ABSTRACT:
A logic system in an intersystem link (ISL) unit is provided for avoiding deadlock conditions which may occur in a data processing system wherein multiple CPUs on one communication bus attempt to communicate with resources on remote communication busses.
The data processing system has plural communication busses, each providing a common information path to plural data processing units including memory units, peripheral control units, central processing units (CPUs) and ISL units, and each of the plural communication busses are in electrical communication with an ISL unit, and ISL units are electrically connected in pairs.

REFERENCES:
patent: 3480914 (1969-11-01), Schlaeppi
patent: 3940743 (1976-02-01), Fitzgerald
patent: 4047162 (1977-09-01), Dorey et al.
patent: 4106104 (1978-08-01), Nitta et al.

Affiliated with

Also associated with

Rating

Multiple CPU control system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple CPU control system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple CPU control system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-271727