Static information storage and retrieval – Floating gate – Disturbance control
Reexamination Certificate
2011-03-08
2011-03-08
Lam, David (Department: 2827)
Static information storage and retrieval
Floating gate
Disturbance control
C365S185180, C365S185240
Reexamination Certificate
active
07903458
ABSTRACT:
A method and device for trading off inhibit disturb against bit-line disturb in a non-volatile memory where a threshold shift per inhibit disturb is increased, a threshold shift per bit-line disturb is decreased and the total threshold shift over the expected lifetime of the non-volatile memory due to inhibit disturbs is approximately equalized with the total threshold shift over the expected lifetime of the non-volatile memory due to bit-line disturbs.
REFERENCES:
patent: 5317535 (1994-05-01), Talreja et al.
patent: 5912837 (1999-06-01), Lakhani
patent: 5999444 (1999-12-01), Fujiwara et al.
patent: 6392928 (2002-05-01), Roohparvar
patent: 6660585 (2003-12-01), Lee et al.
patent: 6671207 (2003-12-01), Parker
patent: 6744675 (2004-06-01), Zheng et al.
patent: 6975535 (2005-12-01), Kim et al.
patent: 6980472 (2005-12-01), Ditewig et al.
patent: 7177977 (2007-02-01), Chen et al.
patent: 7187030 (2007-03-01), Chae et al.
patent: 7202521 (2007-04-01), Kim et al.
patent: 7262994 (2007-08-01), Fong et al.
patent: 7349261 (2008-03-01), Mokhlesi
patent: 7692961 (2010-04-01), Eitan
patent: 2009/0080246 (2009-03-01), Jenne
Fujiwara et al., “Metal-Oxide-Nitride-Oxide-Semiconductor Single Transistor Memory Cell with Separated Source Line,” Journal of Applied Physics, Feb. 2000; 7 pages.
Wikipedia, the free encyclopedia, “Mosfet,” Accessed Aug. 3, 2007; 13 pages.
International Search Report and Written Opinion of the International Searching Authority for International Application No. PCT/US07/20955 mailed May 5, 2008; 10 pages.
USPTO Notice of Allowance for U.S. Appl. No. 11/904,112 dated Dec. 1, 2009; 8 pages.
USPTO Notice of Allowance for U.S. Appl. No. 11/904,112 dated Aug. 6, 2009; 7 pages.
USPTO Notice of Allowance for U.S. Appl. No. 11/904,112 dated Feb. 25, 2009; 7 pages.
Cypress Semiconductor Corporation
Lam David
LandOfFree
Method and apparatus for reduction of bit-line disturb and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reduction of bit-line disturb and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reduction of bit-line disturb and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2714796