ESD structure that protects against power-on and power-off...

Details ESD structure that protects against power-on and power-off... ESD structure that protects against power-on and power-off...

2011-07-12

2011-07-12

Jackson, Stephen W (Department: 2836)

Electricity: electrical systems and devices

Safety and protection of systems and devices

Transient responsive

C361S056000

Reexamination Certificate

active

07978454

ABSTRACT:
An electrostatic discharge protection circuit (ESD protection circuit) provides ESD protection to all NMOS/PMOS transistors that are connected to the pins of a CMOS integrated circuit (IC). The ESD protection circuit will protect the CMOS IC against an ESD event, regardless of whether the CMOS IC is powered up, or powered down.

REFERENCES:
patent: 5229635 (1993-07-01), Bessolo et al.
patent: 5239440 (1993-08-01), Merrill
patent: 5561306 (1996-10-01), Imamura et al.
patent: 6104588 (2000-08-01), Hariton et al.
patent: 6621679 (2003-09-01), Segervall
patent: 6621680 (2003-09-01), Segervall
patent: 6667870 (2003-12-01), Segervall
patent: 6690555 (2004-02-01), Pasqualini
patent: 6801416 (2004-10-01), Hatzilambrou et al.
patent: 6879476 (2005-04-01), Khazhinsky et al.
patent: 6977420 (2005-12-01), Pasqualini
patent: 7038898 (2006-05-01), Pasqualini
patent: 7085113 (2006-08-01), Gauthier, Jr. et al.
patent: 7098511 (2006-08-01), Ker et al.
patent: 7110228 (2006-09-01), Chang
patent: 7280328 (2007-10-01), Arai et al.
patent: 7403362 (2008-07-01), Lee et al.
patent: 7430100 (2008-09-01), Bhattacharya et al.
patent: 2004/0027742 (2004-02-01), Miller et al.
patent: 2006/0044004 (2006-03-01), Bhushan et al.
patent: 2007/0195472 (2007-08-01), Kwak et al.
patent: WO 2007/010472 (2007-01-01), None
Nitin Mohan and Anil Kumar, “Modeling ESD Protection”, IEEE Potentials, Feb./Mar. 2005, pp. 21-24.
Albert Z.H. Wang and Chen-Hui Tsay, “An On-Chip ESD Protection Circuit With Low Trigger Voltage in BiCMOS Technology”, IEEE Journal of Solid-State Circuits, vol. 36, No. 1, Jan. 2001, pp. 40-45.
Ming-Dou Ker and Kun-Hsien Lin, “Design on ESD Protection Scheme for IC with Power-Down-Mode Operation”, IEEE Journal of Solid-State Circuits, vol. 39, No. 8, Aug. 2004, pp. 1378-1382.
Benny Lee, “An Overview of ESD Protection Devices,” Compliance Engineering, 2001 Annual Reference Guide, vol. 18, No. 3, 2001, pp. 134 and 136-137.
Jeffrey Dunnihoo, “ESD Protection for High-Speed I/O Signals,” Compliance Engineering, 2003 Annual Reference Guide, vol. 20, No. 3, 2003, pp. 80-83.

Affiliated with

Also associated with

Rating

ESD structure that protects against power-on and power-off... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with ESD structure that protects against power-on and power-off..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ESD structure that protects against power-on and power-off... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2713806