Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate
2011-06-28
2011-06-28
Wagner, Jenny L. (Department: 2891)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
C257SE23011
Reexamination Certificate
active
07969014
ABSTRACT:
The invention discloses a technique for designing the power layout of an integrated circuit. The power layout design forms a power mesh and a power ring with a plurality of metal trunks with uniform line width. In particular, the power ring includes a plurality of metal rings, which are formed by arranging denser layout of the metal trunks with uniform line width. The power ring serves as a function of receiving and providing a power source to the elements of the integrated circuit.
REFERENCES:
patent: 5789807 (1998-08-01), Correale, Jr.
patent: 594965 (2004-06-01), None
English translation of abstract of TW594965.
REALTEK Semiconductor Corp.
Thomas Kayden Horstemeyer & Risley LLP
Wagner Jenny L.
LandOfFree
Power layout of integrated circuits and designing method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power layout of integrated circuits and designing method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power layout of integrated circuits and designing method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2713314