Dual path static timing analysis

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07966592

ABSTRACT:
A method to analyze timing in a circuit, generally including (A) simulating reception of an input signal and a clock signal at a first flip-flop, wherein (i) the input signal has a latest transition, (ii) the input signal arrives through a first path and (iii) the clock signal has an active edge, (B) calculating a value of a time difference between the latest transition and the active edge, (C) calculating a delay between the active edge and the latest transition appearing in an output signal, wherein (i) the delay is based on a model responding to the value, (ii) the model characterizes a clock-to-output delay as a function of the time difference and (iii) the characterization covering a range of values, (D) calculating an arrival time of the latest transition at a second flip-flop through a second signal path and (E) storing the arrival time in a recording medium.

REFERENCES:
patent: 6237127 (2001-05-01), Craven et al.
patent: 6305001 (2001-10-01), Graef
patent: 6385759 (2002-05-01), Batarekh
patent: 6564360 (2003-05-01), Chiu
patent: 6708139 (2004-03-01), Rearick et al.
patent: 6710637 (2004-03-01), Chan
patent: 6886147 (2005-04-01), Johnson et al.
patent: 7047175 (2006-05-01), Jain et al.
patent: 7134062 (2006-11-01), Yan
patent: 7278126 (2007-10-01), Sun et al.
patent: 7506293 (2009-03-01), Dasdan et al.
patent: 2002/0178427 (2002-11-01), Ding et al.
patent: 2005/0229127 (2005-10-01), Warren
patent: 2007/0033551 (2007-02-01), Greaves et al.
patent: 2007/0226668 (2007-09-01), Dasdan et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Dual path static timing analysis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual path static timing analysis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual path static timing analysis will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2711602

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.