Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Patent
1997-02-12
2000-12-19
Monin, Jr., Donald L.
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
438717, 438735, 438738, 438782, H01L 21302
Patent
active
061627364
ABSTRACT:
In a method of manufacturing a semiconductor device, a plurality of inter layer conductive path is formed through a first resist pattern which in turn is formed by an exposure of a hole pattern mask. A plurality of conductive lines is formed, adjacent to the layer of the conductive paths, through a second resist pattern which in turn is formed by double exposure of a line pattern mask and the hole pattern mask. Each conductive line is positioned on at least one of the conductive paths. Or alternatively, each conductive path is positioned between the lines.
REFERENCES:
patent: 5329335 (1994-07-01), Wada et al.
patent: 5455144 (1995-10-01), Okamoto et al.
patent: 5605775 (1997-02-01), Watanabe
patent: 5608576 (1997-03-01), Han et al.
patent: 5627626 (1997-05-01), Inoue et al.
patent: 5667941 (1997-09-01), Okamoto et al.
patent: 5808796 (1998-09-01), Kang et al.
patent: 5882827 (1999-03-01), Nakao
patent: 6043164 (2000-03-01), Nguyen et al.
Hisashi Watanabe "2.times.2 Phase Mask For Arbitrary Pattern Formation" Jpn. J. Appl. Phys. vol. 33 (1994) pp. 6790-6795 Part 1, No. 12B, Dec. 1994.
Chambliss Alonzo
Mitsubishi Denki & Kabushiki Kaisha
Monin, Jr. Donald L.
LandOfFree
Process for fabricating a semiconductor integrated circuit utili does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for fabricating a semiconductor integrated circuit utili, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for fabricating a semiconductor integrated circuit utili will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-270935