Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate
2011-05-31
2011-05-31
Rossoshek, Helen (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Logic design processing
C716S103000, C716S106000, C716S107000, C716S110000, C716S136000, C703S002000, C703S014000, C703S015000
Reexamination Certificate
active
07954075
ABSTRACT:
One set of illegal vector sequences is manually generated for a circuit design and a symbolic simulator is used to automatically generate another set of illegal vector sequences for the circuit design. For verification purposes, the relationship between the manually generated set and the automatically generated set is determined. Prior to determining this relationship, one or both of the sets are simplified. One simplification technique includes replacing pairs of illegal vector sequences that are the same except at one bit position with a more general illegal vector sequence representative of both illegal vector sequences of the pair. Another simplification technique includes sorting the illegal vector sequences in a list having a sort order from most general to most specific and then identifying illegal vector sequences that are redundant in view of one or more other illegal vector sequences prior in the sort order based on a binary decision diagram (BDD)-based analysis that sequences through the sorted list in its sort order.
REFERENCES:
patent: 6308299 (2001-10-01), Burch et al.
patent: 6532440 (2003-03-01), Boppana et al.
patent: 6591402 (2003-07-01), Chandra et al.
patent: 6985840 (2006-01-01), Hsu et al.
patent: 7039576 (2006-05-01), Akita
patent: 7331007 (2008-02-01), Fine et al.
patent: 7428715 (2008-09-01), Fournier et al.
patent: 7475367 (2009-01-01), Wang et al.
patent: 7552407 (2009-06-01), Baumgartner et al.
patent: 7617468 (2009-11-01), Thakur et al.
patent: 7644398 (2010-01-01), Cleaveland et al.
patent: 7725848 (2010-05-01), Nebel et al.
patent: 2008/0120072 (2008-05-01), Bartz et al.
patent: 2008/0127009 (2008-05-01), Veneris et al.
patent: 2008/0294953 (2008-11-01), Cheng et al.
patent: 2009/0106010 (2009-04-01), Benjamin
patent: 2010/0042385 (2010-02-01), Fournier et al.
patent: 2010/0229143 (2010-09-01), Shi
Chen et al.; “mplementation of a Symbolic Circuit Simulator for Topological Network Analysis”; Publication Year: 2006; Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on; pp. 1368-1372.
Darbari; “Symmetry Reduction for STE Model Checking”; Publication Year: 2006; Formal Methods in Computer Aided Design, 2006. FMCAD '06; pp. 97-105.
Shi et al.; “A Graph Reduction Approach to Symbolic Circuit Analysis”; Publication Year: 2007; Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific; pp. 197-202.
“Binary Decision Diagram”, Wikipedia, downloaded from http://en.wikipedia.org/wiki/Binary—decision—diagram on Jun. 6, 2008, 6pages.
“Hamming Distance”, Wikipedia, downloaded from http://en.wikipedia.org/wiki/Hamming—distance on Jun. 6, 2008, 3 pages.
“Quine-McCluskey Algorithim”, Wikipedia, downloaded from http://en.wikipedia.org/wiki/Quine-McCluskey—algorithim on Jun. 6, 2008, 4 pages.
Hoxey “An Introduction to Symbolic Simulation”, EETimes Online, downloaded from http://eetimes.com/showArticle.jhtml?articleID=175004754, on Jun. 6, 2008, 8 pages.
Advanced Micro Devices , Inc.
Rossoshek Helen
LandOfFree
Vector sequence simplification for circuit verification does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vector sequence simplification for circuit verification, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vector sequence simplification for circuit verification will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2693058