Programmed I/O ethernet adapter with early interrupts for...

Electrical computers and digital processing systems: multicomput – Network-to-computer interfacing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C719S321000, C719S327000

Reexamination Certificate

active

07899937

ABSTRACT:
In a Local Area Network (LAN) system, an ethernet adapter exchanges data with a host through programmed I/O (PIO) and FIFO buffers. The receive PIO employs a DMA ring buffer backup so incoming packets can be copied directly into host memory when the PIO FIFO buffer is full. The adapter may be programmed to generate early receive interrupts when only a portion of a packet has been received from the network, so as to decrease latency. The adapter may also be programmed to generate a second early interrupt so that the copying of a large packet to the host may overlap reception of the packet end. The adapter to begin packet transmission before the packet is completely transferred from the host to the adapter, which further reduces latency. The minimal latency of the adapter allows it to employ receive and transmit FIFO buffers which are small enough to be contained within RAM internal to an Application Specific Integrated Circuit (ASIC) containing the transceiver, ethernet controller, FIFO control circuitry and the host interface as well.

REFERENCES:
patent: 3786432 (1974-01-01), Woods
patent: 3789365 (1974-01-01), Jen et al.
patent: 3905025 (1975-09-01), Davis et al.
patent: 4063220 (1977-12-01), Metcalfe et al.
patent: 4138732 (1979-02-01), Suzuki
patent: 4250546 (1981-02-01), Boney et al.
patent: 4254462 (1981-03-01), Raymond et al.
patent: 4258418 (1981-03-01), Heath
patent: 4261035 (1981-04-01), Raymond
patent: 4349872 (1982-09-01), Fukasawa
patent: 4418384 (1983-11-01), Holtey et al.
patent: 4447878 (1984-05-01), Kinnie et al.
patent: 4455606 (1984-06-01), Cushing et al.
patent: 4471427 (1984-09-01), Harris
patent: 4500990 (1985-02-01), Akashi
patent: 4546467 (1985-10-01), Yamamoto
patent: 4590467 (1986-05-01), Lare
patent: 4593281 (1986-06-01), Lare
patent: 4604682 (1986-08-01), Schwan et al.
patent: 4627052 (1986-12-01), Hoare et al.
patent: 4654781 (1987-03-01), Schwartz et al.
patent: 4667305 (1987-05-01), Dill et al.
patent: 4667323 (1987-05-01), Engdahl et al.
patent: 4672570 (1987-06-01), Benken
patent: 4680581 (1987-07-01), Kozpik et al.
patent: 4715030 (1987-12-01), Koch et al.
patent: 4727538 (1988-02-01), Furchtgott et al.
patent: 4754399 (1988-06-01), Yamamoto
patent: 4768149 (1988-08-01), Konopik et al.
patent: 4768190 (1988-08-01), Giancarlo
patent: 4771286 (1988-09-01), Niessen et al.
patent: 4780814 (1988-10-01), Hayek
patent: 4807117 (1989-02-01), Itoku et al.
patent: 4823312 (1989-04-01), Michael
patent: 4841435 (1989-06-01), Papenberg
patent: 4847752 (1989-07-01), Akashi
patent: 4852088 (1989-07-01), Gulick et al.
patent: 4860193 (1989-08-01), Bentley et al.
patent: 4866666 (1989-09-01), Francisco
patent: 4878752 (1989-11-01), Bramley
patent: 4907225 (1990-03-01), Gulick
patent: 4947366 (1990-08-01), Johnson
patent: 4949333 (1990-08-01), Gulick
patent: 4951280 (1990-08-01), McCool et al.
patent: 4959779 (1990-09-01), Weber et al.
patent: 4969164 (1990-11-01), Mehta
patent: 4987535 (1991-01-01), Takayama
patent: 5014186 (1991-05-01), Chisholm
patent: 5043981 (1991-08-01), Firoozmand et al.
patent: 5048012 (1991-09-01), Gulick
patent: 5058051 (1991-10-01), Brooks
patent: 5088091 (1992-02-01), Schroeder
patent: 5101402 (1992-03-01), Chin et al.
patent: 5101477 (1992-03-01), Casper et al.
patent: 5103446 (1992-04-01), Fischer
patent: 5113369 (1992-05-01), Kinoshita
patent: 5119374 (1992-06-01), Firoozmand et al.
patent: 5121390 (1992-06-01), Farrell et al.
patent: 5121479 (1992-06-01), O'Brien
patent: 5125080 (1992-06-01), Pleva et al.
patent: 5133062 (1992-07-01), Joshi et al.
patent: 5133078 (1992-07-01), Minassian et al.
patent: 5136582 (1992-08-01), Firoozmand
patent: 5142635 (1992-08-01), Saini
patent: 5146595 (1992-09-01), Fujiyama et al.
patent: 5159447 (1992-10-01), Haskell et al.
patent: 5161228 (1992-11-01), Yasui et al.
patent: 5168561 (1992-12-01), Vo
patent: 5170477 (1992-12-01), Potter et al.
patent: 5175732 (1992-12-01), Hendel et al.
patent: 5179671 (1993-01-01), Kelly et al.
patent: 5179704 (1993-01-01), Jibbe et al.
patent: 5179709 (1993-01-01), Bailey
patent: 5185876 (1993-02-01), Nguyen et al.
patent: 5193195 (1993-03-01), Mayazaki
patent: 5195093 (1993-03-01), Tarrab et al.
patent: 5210749 (1993-05-01), Firoozmand
patent: 5210829 (1993-05-01), Bitner
patent: 5235595 (1993-08-01), O'Dowd
patent: 5247626 (1993-09-01), Firoozmand
patent: 5249271 (1993-09-01), Hopkinson
patent: 5274763 (1993-12-01), Banks
patent: 5276891 (1994-01-01), Patel
patent: 5278956 (1994-01-01), Thomsen et al.
patent: 5283904 (1994-02-01), Carson et al.
patent: 5289579 (1994-02-01), Punj
patent: 5293487 (1994-03-01), Russo et al.
patent: 5297139 (1994-03-01), Okura et al.
patent: 5297242 (1994-03-01), Miki
patent: 5299313 (1994-03-01), Petersen et al.
patent: 5307345 (1994-04-01), Lozowick
patent: 5307459 (1994-04-01), Petersen et al.
patent: 5313582 (1994-05-01), Hendel et al.
patent: 5319752 (1994-06-01), Petersen et al.
patent: 5329622 (1994-07-01), Belsan et al.
patent: 5349667 (1994-09-01), Kaneko
patent: 5377184 (1994-12-01), Beal et al.
patent: 5390299 (1995-02-01), Rege
patent: 5412780 (1995-05-01), Rushton
patent: 5412782 (1995-05-01), Hausman
patent: 5434872 (1995-07-01), Petersen et al.
patent: 5440690 (1995-08-01), Rege et al.
patent: 5452420 (1995-09-01), Engdahl et al.
patent: 5469545 (1995-11-01), Vanbuskirk et al.
patent: 5479613 (1995-12-01), Geyer et al.
patent: 5485584 (1996-01-01), Hausman et al.
patent: 5487152 (1996-01-01), Young
patent: 5488724 (1996-01-01), Firoozmand
patent: 5515523 (1996-05-01), Kalkunte et al.
patent: 5530874 (1996-06-01), Emery et al.
patent: 5602995 (1997-02-01), Hendel et al.
patent: 5687314 (1997-11-01), Osman et al.
patent: 5696899 (1997-12-01), Kalwitz
patent: 5732094 (1998-03-01), Petersen et al.
patent: 5740467 (1998-04-01), Chmielecki et al.
patent: 5740468 (1998-04-01), Hirose
patent: 5774640 (1998-06-01), Kurio
patent: 5872920 (1999-02-01), Hausman et al.
patent: 5917629 (1999-06-01), Hortensius et al.
patent: 6112252 (2000-08-01), Hausman et al.
patent: 0 288 636 (1988-11-01), None
patent: 0 290 129 (1988-11-01), None
patent: 0 378 422 (1990-01-01), None
patent: 0150084 (1991-05-01), None
patent: 52-055343 (1977-05-01), None
patent: 59-167754 (1984-09-01), None
patent: 60-110060 (1985-06-01), None
patent: 61-058037 (1986-03-01), None
patent: 61-264465 (1986-11-01), None
patent: 62-082422 (1987-04-01), None
patent: 63-81553 (1988-08-01), None
patent: 01-214939 (1989-08-01), None
patent: 3-58543 (1991-03-01), None
patent: 04-145560 (1992-05-01), None
patent: 04-155534 (1992-05-01), None
patent: WO 92/21081 (1992-11-01), None
Advanced Micro Devices, “The SUPERNET 2 Family for FDDI—1991/1992 World Network Data Book”.
Nessman et al., “Using ASICs for component integration”, 1990, Proceedings of the 40th Electronic Components and Technology Conference Proceedings, pp. 693-699.
National Semiconductor, NS 16550A Universal Asynchronous Receiver/Transmitter with FIFOs, 1988.
Kanakia, Hemart and David Cheriton, “The VMP Network Adapter Board (NAB): High-Performance Network Communication for Multiprocessors”, ACM, 1988.
Fujitsu, Ltd, Data sheet for “Fujitsu MB86950 Etherstar Ethernet Controller”, Dec. 1989.
Texas Instruments, TL16C550A Asynchronous Communications Element, Mar. 1996.
Frazier, Gregory L and Yuval Tariar, “The Design and Implementation of a Multi-Queue Buffer for VLSI Communication Switches”, IEEE, 1989.
Intel, Corp, Datasheet for 82596CA High-Performance 32-Bit Local Area Network Coprocessor, Nov. 1989.
Ngai, John L and Charles L. Seitz, “A Framework for Adaptive Routing in Multicomputer Networks”, ACM, 1989.
Schroder, Micheal D et al, “Autonet: A High-Speed, Self-Configuring Local Area Network Using Point-to-Point Links”, Principals of Computing Systems, Apr. 21, 1990.
Ganssle, Jack G., “Speed Kills”, Embedded Systems Programming, Aug. 1990.
National Semiconductor, Data sheet for DP8390C/NS32490C chip, “Data Communications Local Area Network UARTS”, 1990.
National Semiconductor,

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Programmed I/O ethernet adapter with early interrupts for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmed I/O ethernet adapter with early interrupts for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmed I/O ethernet adapter with early interrupts for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2687814

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.