Static information storage and retrieval – Floating gate – Multiple values
Reexamination Certificate
2011-08-23
2011-08-23
Nguyen, VanThu (Department: 2824)
Static information storage and retrieval
Floating gate
Multiple values
C365S185170, C365S185180, C365S185190
Reexamination Certificate
active
08004889
ABSTRACT:
A memory cell array is configured so that a plurality of memory cells storing one value of an n value (n is a natural number more than 2) are arranged in a matrix. A control circuit controls the voltage of a word line and a bit line in accordance with input data. The control circuit supplies a first voltage to a word line of a selected cell in a write operation, and supplies a second voltage to at least one word line adjacent to the selected cell. Thereafter, the control circuit changes a voltage of the at least one word line adjacent to the selected cell from the second voltage to a third voltage (second voltage<third voltage), and further, changes the voltage of the word line of the selected cell from the first voltage to a fourth voltage (first voltage<fourth voltage).
REFERENCES:
patent: 6069823 (2000-05-01), Takeuchi et al.
patent: 6657891 (2003-12-01), Shibata et al.
patent: 7376017 (2008-05-01), Kim
patent: 7502263 (2009-03-01), Park
patent: 7545680 (2009-06-01), Kim et al.
patent: 2004-192789 (2004-07-01), None
Kabushiki Kaisha Toshiba
Nguyen Vanthu
Oblon, Spivak McClelland, Maier & Neustadt, L.L.P.
LandOfFree
Semiconductor memory device capable of lowering a write voltage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device capable of lowering a write voltage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device capable of lowering a write voltage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2679619