Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate
2011-04-05
2011-04-05
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Commitment control or register bypass
C713S324000
Reexamination Certificate
active
07921280
ABSTRACT:
In one embodiment, the present invention includes a retirement unit to receive and retire executed instructions. The retirement unit may include a first array to receive information at allocation and a second array to receive information after execution. The retirement unit may further include logic to calculate an event associated with an executed instruction if information associated with the executed instruction is stored in an on-demand portion of at least one of arrays. Other embodiments are described and claimed.
REFERENCES:
patent: 5751985 (1998-05-01), Shen et al.
patent: 5873118 (1999-02-01), Letwin
patent: 5889982 (1999-03-01), Rodgers et al.
patent: 5938760 (1999-08-01), Levine et al.
patent: 5938761 (1999-08-01), Patel et al.
patent: 6047369 (2000-04-01), Colwell et al.
patent: 6108769 (2000-08-01), Chinnakonda et al.
patent: 6615343 (2003-09-01), Talcott et al.
patent: 6757892 (2004-06-01), Gokhale et al.
patent: 7096345 (2006-08-01), Chen et al.
patent: 7167989 (2007-01-01), Sperber et al.
patent: 7472260 (2008-12-01), Lien et al.
patent: 7502817 (2009-03-01), Ryan
patent: 7747841 (2010-06-01), Martinez et al.
patent: 2002/0029357 (2002-03-01), Charnell et al.
patent: 2002/0144094 (2002-10-01), Burch
patent: 2002/0144095 (2002-10-01), Burch
patent: 2002/0144096 (2002-10-01), Burch
patent: 2003/0056067 (2003-03-01), Lawrence
patent: 2003/0126410 (2003-07-01), Savransky et al.
patent: 2004/0123066 (2004-06-01), Liron et al.
patent: 2004/0128484 (2004-07-01), Sperber et al.
patent: 2005/0050303 (2005-03-01), Rosner et al.
patent: 2005/0081067 (2005-04-01), Sperber et al.
patent: 2005/0138335 (2005-06-01), Samra et al.
patent: 2007/0157006 (2007-07-01), Jourdan et al.
patent: 2008/0072015 (2008-03-01), Julier et al.
patent: 2008/0148282 (2008-06-01), Sodani et al.
patent: 2010/0017638 (2010-01-01), Ghose
patent: 2010/0131742 (2010-05-01), Col et al.
Ponomarev et al. (Energy-Efficient Design of the Reorder Buffer); PATMOS '02 Proceedings of the 12th International Workshop on Power and Timing Modeling, Optimization and Simulation; Sep. 2002, 10 pages.
Brooks et al. (Power-Aware Microarchitecture: Design and Modeling challenges for Next-Generation Microprocessors); IEEE Micro, Nov./Dec. 2000, vol. 20, Issue 6, pp. 26-44.
Kucuk et al. (Distributed Reorder Buffer Schemes for Low Power); This paper appears in: Computer Design, 2003. Proceedings. 21st International Conference on; Issue Date: Oct. 13-15, 2003; 7 pages.
PCT/US2009/047613 International Search Report with Written Opinion of the International Searching Authority mailed Jan. 13, 2010.
Patent Office of the Russian Federation, Official Action issued Sep. 29, 2010 in Russian application No. 2009124521.
German Patent Trademark Office, Examination Request mailed on Oct. 21, 2010 in German patent No. 10 2009 029 852.5-53.
Dmitry Ponomarev, et al. “Energy-Efficient Design of the Recorder Buffer,”Proceedings of the 12th International Workshop on Integrated Circuit Design. Power and Time Modeling, Optimization and Simulation, 2002, pages 289-299.
Levy Ofer
Marom Rafi
Sperber Zeev
Chan Eddie P
Intel Corporation
Trop Pruner & Hu P.C.
Vicary Keith
LandOfFree
Selectively powered retirement unit using a partitioned... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selectively powered retirement unit using a partitioned..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selectively powered retirement unit using a partitioned... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2670821