Method and system for reversing the effects of sequential...

Details Method and system for reversing the effects of sequential... Method and system for reversing the effects of sequential...

2011-03-22

2011-03-22

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Logic design processing

C716S103000, C716S104000

Reexamination Certificate

active

07913205

ABSTRACT:
A method, system and computer program product for reversing effects of reparameterization is disclosed. The method comprises receiving an original design, an abstracted design, and a first trace over the abstracted design. One or more conditional values are populated into the first trace over the abstracted design, and a k-step satisfiability check is cast to obtain a second trace. One or more calculated values are concatenated to an initial gate set in the second trace with one or more established values to a generated subset of the initial design in the abstracted trace to form a new trace, and one or more effects of a reparameterization are reversed by returning the new trace over the initial design.

REFERENCES:
patent: 7299432 (2007-11-01), Baumgartner et al.
patent: 7350179 (2008-03-01), Baumgartner et al.
patent: 7367002 (2008-04-01), Baumgartner et al.
patent: 7752593 (2010-07-01), Baumgartner et al.
patent: 7765514 (2010-07-01), Baumgartner et al.
patent: 2004/0230407 (2004-11-01), Gupta et al.
Doan, Nghia—Notice of Allowability dated Nov. 16, 2009, U.S. Appl. No. 11/971,283.
Doan, Nghia—Notice of Allowability dated Sep. 23, 2010, U.S. Appl. No. 12/047,189.
Kukula et al., Computer Aided Verification, 12th International Conference on Computer Aided Verification, Jul. 15-19, 2000.
Moon et al., Simplifying Circuits for Formal Verification Using Parametric Representation, Formal Methods in Computer-Aided Design, 2002, pp. 52-69.
Yuan et al., Constraint Synthesis for Environment Modeling in Functional Verification, Design Automation Conference, Jun. 2-6, 2003.
Siek, Vuthe—Office Action dated Jul. 13, 2010, U.S. Appl. No. 12/013,235.

Affiliated with

Also associated with

Rating

Method and system for reversing the effects of sequential... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for reversing the effects of sequential..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for reversing the effects of sequential... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2670808