Static information storage and retrieval – Floating gate – Multiple values
Reexamination Certificate
2011-04-12
2011-04-12
Ho, Hoai V (Department: 2827)
Static information storage and retrieval
Floating gate
Multiple values
C365S185170, C365S185120, C365S185180
Reexamination Certificate
active
07924611
ABSTRACT:
A page buffer circuit with reduced size and methods for reading and programming data is provided. In the reading operation, the page buffer circuit reads out a data bit by alternatively using a higher bit register or a lower bit register regardless of whether the data bit read from the multi-level cell is a higher bit or a lower bit, thereby reducing the circuit area and improves the performance of operation.
REFERENCES:
patent: 7187584 (2007-03-01), Chang
patent: 2004/0174741 (2004-09-01), Tanaka
patent: 1498409 (2004-05-01), None
patent: 1 403 877 (2004-03-01), None
Seong Jin Yong
Won Sam Kyu
Graham Kretelia
Ho Hoai V
Hynix / Semiconductor Inc.
Kilpatrick Townsend & Stockton LLP
LandOfFree
Page buffer circuit with reduced size and methods for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Page buffer circuit with reduced size and methods for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Page buffer circuit with reduced size and methods for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2662224