Wireless modem architecture for reducing memory components

Details Wireless modem architecture for reducing memory components Wireless modem architecture for reducing memory components

2011-08-16

2011-08-16

Kincaid, Lester (Department: 2617)

Telecommunications

Transmitter and receiver at same station

Radiotelephone equipment detail

C455S418000

Reexamination Certificate

active

08000735

ABSTRACT:
A wireless communications device includes a host processing unit, a modem processing unit, and a memory transport interface. The wireless communications device typically runs a variety of software tasks, some of which require considerably more memory than others. By processing the memory intensive tasks with the host processing unit and assigning tasks requiring high computing power but relatively smaller memory to the modem processor unit, a smaller on-chip memory can be used for the modem processor unit tasks. In addition, by using a messaging transport interface to transfer data between tasks running on different processing units, smaller local memories can be used in place of a shared memory. For example, by allocating and storing L1 tasks at the modem processing unit and allocating/storing L2 and L3 tasks at the host processing unit, duplicate memory components may be reduced or removed, thereby lowering system costs and improving system efficiency.

REFERENCES:
patent: 6295314 (2001-09-01), Cole
patent: 6338130 (2002-01-01), Sinibaldi et al.
patent: 6714589 (2004-03-01), Cole
patent: 7069452 (2006-06-01), Hind et al.
patent: 2002/0068608 (2002-06-01), Souissi
patent: 2002/0098864 (2002-07-01), Mukai et al.
patent: 2003/0031148 (2003-02-01), Schmidt et al.
patent: 2004/0186914 (2004-09-01), Shimada
University of Aberdeen, Examination Solutions for Course EG 3561 www.erg.abdn.ac.uk/users/gorry/course/exams/EG3561-98-1-Solution.pdf, Jan. 10, 2001, 13 pages.
P. Bettler, “A Single Processor Communication Engine Solution for Wireless Handsets and Convergence Devices,” www.techonline.com/community/ed—resource/36757, publication date Jun. 17, 2004.
“Mobile Extreme Convergence,” Freescale Semiconductor, Inc., 2004, 4 pages.

Affiliated with

Also associated with

Rating

Wireless modem architecture for reducing memory components does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wireless modem architecture for reducing memory components, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wireless modem architecture for reducing memory components will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2658286