Method of forming isolation structure for semiconductor...

Details Method of forming isolation structure for semiconductor... Method of forming isolation structure for semiconductor...

2011-06-07

2011-06-07

Hoang, Quoc D (Department: 2894)

Semiconductor device manufacturing: process

Formation of electrically isolated lateral semiconductive...

Grooved and refilled with deposited dielectric material

C257S329000

Reexamination Certificate

active

07955947

ABSTRACT:
Isolation regions for semiconductor substrates include dielectric-filled trenches and field oxide regions. Protective caps of dielectric materials dissimilar from the dielectric materials in the main portions of the trenches and field oxide regions may be used to protect the structures from erosion during later process steps. The top surfaces of the isolation structures are coplanar with the surface of the substrate. Field doping regions may be formed beneath the field oxide regions. To meet the demands of different devices, the isolation structures may have varying widths and depths.

REFERENCES:
patent: 5472904 (1995-12-01), Figura et al.
patent: 5915191 (1999-06-01), Jun
patent: 6090682 (2000-07-01), Lim
patent: 6737330 (2004-05-01), Park
patent: 7354812 (2008-04-01), Batra et al.
patent: 2003/0013272 (2003-01-01), Hong et al.
patent: 2004/0173844 (2004-09-01), Williams et al.
patent: 2004/0183129 (2004-09-01), Williams et al.
patent: 2005/0095872 (2005-05-01), Belyansky et al.
patent: 2005/0167778 (2005-08-01), Kim et al.
patent: 2006/0110892 (2006-05-01), Orlowski et al.
patent: 2006/0166437 (2006-07-01), Korber
patent: 2007/0132056 (2007-06-01), Williams
patent: 2008/0203520 (2008-08-01), Williams
patent: 2008/0203543 (2008-08-01), Williams
patent: 2010/0055864 (2010-03-01), Williams
patent: 02-238647 (1990-07-01), None
patent: 2002-4729 (2002-01-01), None
patent: 2004-59394 (2004-07-01), None
Note: The References Numbered 7-9 Were Submitted With the IDS filed on May 29, 2007, in U.S. Appl. No. 11/298,075, Which is Relied on for an Earlier Effective filing date Pursuant to 35 U.S.C. 120. Accordingly, Pursuant to 37 CFR 1.98(d), Those References are not Enclosed Herewith.

Affiliated with

Also associated with

Rating

Method of forming isolation structure for semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming isolation structure for semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming isolation structure for semiconductor... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2651708