Multi-phase clock system

Details Multi-phase clock system Multi-phase clock system

2011-05-03

2011-05-03

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S147000

Reexamination Certificate

active

07936193

ABSTRACT:
The invention relates to multi-phase clock system for receiving a plurality of clock signals (CLKo-n) comprising actual time events (aTE) defining different clock phases, the clock signals all having a same clock frequency but different clock phases, the system further arranged for receiving a reference clock signal (REFCLK) for providing reference time events (rTE) for the plurality of clock signals (CLKo-n), the reference clock signal (REFCLK) having a reference frequency different from the clock frequency, the reference frequency being selected such that each one of the subsequent reference time events (rTE) coincides with a desired time event (dTE) for a single one of the plurality of clock signals (CLKo-n).

REFERENCES:
patent: 4637018 (1987-01-01), Flora et al.
patent: 5012142 (1991-04-01), Sonntag
patent: 5122679 (1992-06-01), Ishii et al.
patent: 6097765 (2000-08-01), Corrigan et al.
patent: 6606365 (2003-08-01), Chen
patent: 7369003 (2008-05-01), Hagelin
patent: 7403559 (2008-07-01), Fisher et al.
patent: 7446619 (2008-11-01), Partridge et al.
patent: 7786776 (2010-08-01), Yamakido et al.
patent: 2007/0247245 (2007-10-01), Hagelin
patent: 2007/0247246 (2007-10-01), Hagelin
patent: 2007/0290763 (2007-12-01), Partridge et al.
patent: 2007/0290764 (2007-12-01), Partridge et al.
patent: 2008/0007362 (2008-01-01), Partridge et al.
patent: 2009/0256642 (2009-10-01), Lesso
patent: 2010/0295585 (2010-11-01), Yamakido et al.
patent: 1422826 (2004-05-01), None
patent: 03/063337 (2003-07-01), None
Wu, et al; “A Low-Jitter Skew-Calibrated Multi-Phase Clock Generator for Time-Interleaved Applications”; Proceedings of the ISSCC—Session 25—Clock Generation and Distribution (2001); pp. 396-397 & 470.
Pottbacker, et al; “A SI Bipolar Phase and Frequency Detector IC for Clock Extraction Up to 8 Gb/S”; IEEE J. Solid-State Circuits, vol. 27, No. 12 (Dec. 1992); pp. 1747-1751.
Chen, et al; “A Self-Calibrated Multiphase DLL-Based Clock Generator”; VLSI Design, Automation and Test, 2007; Apr. 1, 2007; pp. 1-4; XP031178735; ISBN: 978-1-4244-0582-4.
International Search Report for Application No. PCT/IB2008/051578.

Affiliated with

Also associated with

Rating

Multi-phase clock system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-phase clock system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-phase clock system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2645367