Digitally controlled CML buffer

Details Digitally controlled CML buffer Digitally controlled CML buffer

2011-06-21

2011-06-21

Nguyen, Long (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Having specific delay in producing output waveform

C327S266000, C327S280000, C327S287000, C327S057000

Reexamination Certificate

active

07965120

ABSTRACT:
Techniques and corresponding circuits for achieving programmable delay of a current mode logic delay buffer are provided. The techniques provide for incremental delay with substantially equal increments. Delay may be achieved through the use of a circuit arrangement that allows biasing current to be controlled effect the response time of the circuit by digital control.

REFERENCES:
patent: 6847225 (2005-01-01), Viehmann et al.
patent: 7298195 (2007-11-01), Freyman et al.
patent: 7514991 (2009-04-01), Schnarr
patent: 2006/0114044 (2006-06-01), Mintchev et al.
patent: 2007/0230579 (2007-10-01), Shen et al.
patent: 2009/0264951 (2009-10-01), Sharma

Affiliated with

Also associated with

Rating

Digitally controlled CML buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digitally controlled CML buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digitally controlled CML buffer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2643782