Static information storage and retrieval – Floating gate – Multiple values
Reexamination Certificate
2011-03-15
2011-03-15
Le, Thong Q (Department: 2827)
Static information storage and retrieval
Floating gate
Multiple values
C365S185200, C365S185280, C365S185210, C365S210140, C365S185190
Reexamination Certificate
active
07907444
ABSTRACT:
Memory devices and methods are disclosed, such as those facilitating an assignment scheme of reference cells throughout an array of memory cells. For example, one such assignment scheme assigns reference cells in a staggered pattern by row wherein each column contains a single reference cell. Additional schemes of multiple reference cells assigned in a repeating or a pseudo-random pattern are also disclosed.
REFERENCES:
patent: 2009/0109743 (2009-04-01), Goda et al.
Sarin, et al.; Cell Deterioration Warning Apparatus and Method; U.S. Appl. No. 11/881,423, filed Jul. 27, 2007; Total pp. 33.
Sarin, et al.; Mitigation of Data Corruption From Back Pattern and Program Disturb in a Non-Volatile Memeory Device; U.S. Appl. No. 11/943,729, filed Nov. 21, 2007, Total pp. 22.
Roohparvar Frankie F.
Sarin Vishal
Le Thong Q
Leffert Jay & Polglaze P.A.
Micro)n Technology, Inc.
LandOfFree
Memory device reference cell programming method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device reference cell programming method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device reference cell programming method and apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2643240