Boots – shoes – and leggings
Patent
1990-12-07
1993-11-16
Trans, Vincent N.
Boots, shoes, and leggings
364488, G06F 1560
Patent
active
052629597
ABSTRACT:
The disclosed invention is a method of determining one or more parameters associated with the hierarchical circuit design. The method comprises the step of: (a) constructing a data structure representing the hierarchical circuit design; (b) synthesizing a list of attributes associated with each block in the design, the synthesis starting at the lowest level nonleaf blocks in the hierarchy and proceeding through all higher level blocks in the design; and (c) based upon the list of attributes determining in the step (b), analyzing the data structure and determining the parameter. One of the parameters determined is the delay associated with each leaf component.
REFERENCES:
patent: 4638442 (1987-01-01), Bryant et al.
patent: 4703435 (1987-10-01), Darringer et al.
patent: 4831543 (1989-05-01), Mastellone
patent: 4833619 (1989-05-01), Shimizu et al.
patent: 4918614 (1990-04-01), Modarres et al.
patent: 4967367 (1990-10-01), Piednoir
patent: 5065355 (1991-11-01), Hayase
patent: 5095441 (1992-03-01), Hopper et al.
patent: 5150308 (1992-09-01), Hooper et al.
"Hierarchical Logic Synthesis System for VLSI" by Matsumoto et al., IEEE Proceeding of ISCAS 85, 1985, pp. 651-654.
Hewlett-Packard Co.
Trans Vincent N.
LandOfFree
Representation and processing of hierarchical block designs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Representation and processing of hierarchical block designs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Representation and processing of hierarchical block designs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-26408