Receiving device including packet output circuit for...

Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C370S512000

Reexamination Certificate

active

07869467

ABSTRACT:
A clocking circuit of a receiving unit performs a clocking operation synchronously with a network clock. A packet output circuit of the receiving unit outputs a second packet included in a first packet and outputs a control signal indicating normality/abnormality of output timing of the second packet based on a result of comparing a time of the clocking circuit and a time of first time information included in the first packet. A clock adjusting circuit of a processing unit synchronizes, when the second packet includes second time information indicating a time based on a transmitting side reference clock and when the control signal indicates normality, a receiving side reference clock with the transmitting side reference clock based on a result of comparing a time based on the receiving side reference clock and a time of the second time information.

REFERENCES:
patent: 7069574 (2006-06-01), Adams et al.
patent: 2002/0067744 (2002-06-01), Fujii et al.
patent: 2003/0053795 (2003-03-01), Ando
patent: 2004/0042554 (2004-03-01), Ishizuka et al.
patent: 2005/0135368 (2005-06-01), Nakamura
patent: 2005/0190872 (2005-09-01), Seong et al.
patent: 2005/0259754 (2005-11-01), Ho et al.
patent: 2007/0121661 (2007-05-01), Ohta et al.
patent: 0 749 244 (1996-12-01), None
patent: 11-215144 (1999-08-01), None
patent: 2000-358006 (2000-12-01), None
patent: 2002-204404 (2002-07-01), None
patent: 2004-289544 (2004-10-01), None
patent: WO 2004/010670 (2004-01-01), None
EP Search Report regarding EP Application No. 05809401.2-1247/1953948 dated Jul. 5, 2010.
Nikolaos Laoutaris et al., “Intrastream Synchronization for Continuous Media Streams: A Survey of Playout Schedulers”, IEEE Network, IEEE Service Center, New York, NY, US, vol. 16, No. 3, May 1, 2002. pp. 30-40.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Receiving device including packet output circuit for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Receiving device including packet output circuit for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Receiving device including packet output circuit for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2627489

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.