Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Reexamination Certificate
2011-04-19
2011-04-19
Luu, An T (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
C327S291000
Reexamination Certificate
active
07928791
ABSTRACT:
Methods and apparatuses provide a clocked digital device having dynamically adjustable operating characteristics. The digital device comprises a digital clock management (“DCM”) circuit in which the amount of delay between receipt of an active edge of a clock signal at the input of the DCM circuit and appearance of an active edge of another clock signal at the output of the DCM circuit depends on a phase adjustment signal applied to the DCM circuit's phase adjust input. A phase adjustment circuit provides the phase adjustment signal to the DCM circuit's phase adjust input for controlling the amount of the delay between the clock signal at the input of the DCM circuit and the clock signal at the output of the DCM circuit.
REFERENCES:
patent: 7157953 (2007-01-01), Nguyen
patent: 7187742 (2007-03-01), Logue et al.
patent: 7375558 (2008-05-01), Frank et al.
patent: 2009/0027085 (2009-01-01), Ishii et al.
Xilinx, Inc., “BUFG (CPLD),” Xilinx, Inc., [retrieved from the Internet on Sep. 29, 2009 using URL: http://www.xilinx.com/itp/xilinx7/books/data/docs/cgd/cgd0056—17.html>].
Xilinx, Inc., “DCM—Digital Clock Manager,” Libraries Guide, ISE 6.li, pp. 399-408, Xilinx, Inc., [retrieved from the Internet on Sep. 29, 2009 using URL: http://www.xilinx.com/itp/xilinx6/de/libs/dcm.pdf>].
Xilinx, Inc., “LogiCORE Digital Clock Manager—DCM Module,” Product Specification, DS485, Apr. 24, 2009, Xilinx, Inc.
Kreuger, R., “Digital Clock Management in Virtex-4 Devices,” Xcell Journal, First Quarter 2005.
Electronic Design, “Minimize clock-to-output delays in CPLD designs,” Jan. 26, 1998, Penton Media, Inc., [retrieved from the Internet on Sep. 18, 2009 using URL: http://electronicdesign.com/Articles/Print.cfm?ArticleID=6333>].
Katrai, C., “Timing Margin Analysis for Clock Buffers in High Speed Synchronous Networking Systems,” Application Note18, Mar. 17, 1999, Pericom Semiconductor Corporation.
Xilinx, Inc., “Virtex-4 User Guide,” UG070 (v1.3), Apr. 11, 2005, pp. 1-383, Xilinx, Inc.
Xilinx, Inc., “Spartan-3A FPGA Family: Data Sheet,” Product Specification, DS529-1, version 1.8, Mar. 6, 2009, Xilinx, Inc.
Xilinx, Inc., “Using Digital Clock Managers (DCMs) in Spartan-3 FPGAs,” Application Note: Spartan-3 and Spartan-3L FPGA Families, XAPP462, version 1.1, Jan. 5, 2006, Xilinx, Inc.
Xilinx, Inc., “Virtex-4 FPGA Data Sheet: DC and Switching Characteristics,” Product Specification, DS302, version 3.7, Sep. 9, 2009, Xilinx, Inc.
Kowalczyk, J., “Minimizing Receiver Elastic Buffer Delay in the Virtex-Il Pro RocketIO Transceiver,” Application Note: Virtex-II Pro Family, XAPP670, version 1.0, Jun. 10, 2003, Xilinx, Inc.
International Application Status Report for International Patent Application No. PCT/US2001/031251 filed Oct. 5, 2001.
Locke Lord Bissell & Liddell LLP
Luu An T
Texas Memory Systems, Inc.
LandOfFree
Method and apparatus for clock calibration in a clocked... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for clock calibration in a clocked..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for clock calibration in a clocked... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2625538