Coded data generation or conversion – Analog to or from digital conversion – Digital to analog conversion
Reexamination Certificate
1999-01-14
2001-02-20
Young, Brian (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Digital to analog conversion
C340S398100
Reexamination Certificate
active
06191722
ABSTRACT:
CROSS-REFERENCE TO RELATED APPLICATIONS
Not Applicable
STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH
Not Applicable
REFERENCE TO MICROFICHE APPENDIX
Not Applicable
FIELD OF THE INVENTION
This invention relates to a method and apparatus for converting a digital representation of a numeric value to an analog representation of the same value, and more particularly, to a method and apparatus for converting a digital representation of a numeric value to an analog representation of the same value using pulse width modulation techniques.
BACKGROUND OF THE INVENTION
Recent advances in digital hardware and digital processing techniques have provided electrical designers powerful tools for creating a multitude of electronics applications. Many functions which have traditionally been implemented exclusively in the analog domain are now being realized via discrete, digital architectures. In many cases, a digital processing element can process a digital representation of a continuous, analog waveform with more accuracy and with less added noise than by a corresponding analog processor. However, even though digital processing is superior to analog processing in many aspects, there are still many situations in which an analog representation of a discrete digital element or series of elements is either necessary or desired. For example, a particular system may require a final output in the form of a physical, quantifiable, analog parameter such as voltage, current, resistance, light, sound, etc., even though an intermediate signal processing stage employs an efficient and accurate digital signal processor. In such cases, a digital to analog converter (hereinafter referred to as DAC) receives a digital data element from the intermediate signal processor and produces the physical parameter as a function of the digital data element. Often, the digital signal processor is implemented in software or firmware which is executed by a microprocessor or microcontroller, and a voltage level is the desired output.
Many forms of DACs exist in the prior art. Commercially available DAC integrated circuits exist which utilize various techniques to receive a digital data element and produce a corresponding voltage. However, such DAC integrated circuits can be expensive relative to the overall cost of the product into which the integrated circuit will be designed. A type of DAC especially applicable to a microprocessor based digital signal processor is the pulse width modulation (PWM) DAC. A PWM/DAC, illustrated in block diagram form in
FIG. 1
, includes a pulse generating unit
2
, a low-pass filter element
4
and a sample-and-hold element
6
. In general, the pulse generating element
2
receives a digital data element which represents a value corresponding to a unique voltage level. The pulse generating element
2
produces a periodic waveform having a duty cycle proportional to the value of the digital data element. For an N-bit digital data element which defines
2
N
discrete states, the pulse generating element
2
produces a periodic waveform having
2
N
equal length time slots. Each time slot is either completely filled by a pulse or completely void of a pulse, and the number of time slots containing pulses corresponds to the value of the digital data element. The filter element
4
receives the periodic waveform and provides a voltage, proportional to number of pulses per period of the periodic waveform produced by the pulse generating element
2
, to the sample-and-hold element
6
. The sample-and-hold element
6
samples the output of the filter element
4
and produces a voltage corresponding to the value of the digital data element. The PWMIDAC is especially suited to a microprocessor based digital signal processor because the pulse generating element can often be implemented by the microprocessor itself. Thus, the added cost in hardware is due only the filter element
4
and the sample-and-hold element
6
, which may be significantly less than a DAC integrated circuit.
The lowest duty cycle condition of the PWM/DAC occurs when the value of the digital data element is such that zero time slots per period contain a pulse. The lowest non-zero duty cycle condition of the PWM/DAC occurs when the value of the digital data element is such that one and only one time slot per period contains a pulse. The filter element
4
must receive several cycles (e.g., 10 cycles) of such a low duty cycle waveform in order to produce a steady state output. Since the output of the sample-and-hold element
6
will not settle at a constant value until the filter element
4
produces a steady state output, a PWM/DAC in this example has associated with it an inherent time delay, or conversion delay, of approximately (10)(2
N
)(T
TS
), where T
TS
is the time duration of one time slot. As an example, for a 13 bit digital data element with) T
TS
=1 &mgr;S, the inherent time delay is on the order of 82 mS. An 82 mS DAC conversion time is unacceptable for many common applications.
There is a need for a for a relatively low cost DAC with conversion times significantly less than those exhibited by prior art PWM/DACs; thus it is an object of the present invention to provide a DAC with a production cost significantly less than commercially available DAC integrated circuits.
A further object is to provide a DAC with a conversion time significantly less than prior art PWM DACs.
Other objects of the present invention will in part be evident and will in part appear hereinafter. The invention accordingly comprises the process involving the several steps and the relation and order of one or more of such steps with respect to the others and the apparatus possessing the construction, combination of elements, and arrangement of parts exemplified in the following detailed disclosure, and the scope of the application of which will be indicated in the claims.
SUMMARY OF THE INVENTION
The present invention is directed to an apparatus for producing a measurable physical parameter, the value of which is a function of an N bit digital data element. The N bit digital data element includes a J bit most significant portion and a K bit least significant portion, wherein J+K≧N. The invention includes a pulse generator for receiving the digital data element and producing at least a first periodic signal and a second periodic signal. The first periodic signal has an amplitude and a duty cycle representative of the J bit most significant portion, and the second periodic signal has an amplitude less than the first amplitude and a duty cycle representative of the K bit least significant portion. In other embodiments, the amplitude of the second periodic signal is greater than or equal to the amplitude of the first periodic signal.
The invention also includes a combiner for receiving the first and second periodic signals, and for producing a periodic composite signal. The composite signal has a composite duty cycle and a plurality of composite amplitudes. The invention further includes a filter which receives the composite signal and produces the measurable physical parameter representative of composite duty cycle and plurality of composite amplitudes.
In one embodiment of the invention, the measurable physical parameter includes voltage, but in other embodiments the output of the invention may include other physical parameters such as current, resistance or power.
In another embodiment of the invention, the ratio of the second amplitude to the first amplitude is 1/(2
K
).
In yet another embodiment of the invention, each of the first and second periodic signals include a plurality of time slots selectably occupied by a plurality of pulses as a function of the digital data element, so as to produce the first duty cycle and the second duty cycle, respectively.
In still another embodiment of the invention, the pulses are distributed uniformly over each period of the periodic signal, so as to minimize grouping of the pulses within the period.
REFERENCES:
patent: 4095218 (1978-06-01), Crouse
patent: 4233591 (1980-11-01), Murata et al.
pa
McDermott & Will & Emery
Nguyen John
Setra Systems, Inc.
Young Brian
LandOfFree
Pulse width modulation digital to analog converter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pulse width modulation digital to analog converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pulse width modulation digital to analog converter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2592472