Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1990-04-05
1991-10-08
Hudspeth, David
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307468, 307469, 364716, 364736, G06F 900
Patent
active
050557122
ABSTRACT:
A programmable logic device is constructed having a novel architecture. A plurality of control input signals are applied to a programmable mapping array in order to generate control functions for data path gating, latching, or modification. The programmable control functions provide flexibility to the designer, while the fixed data path logic is independent of the programmable array. The logic array and data path logic are fabricated on the same integrated circuit, therefore obviating the need for input/output buffers which would be necessary if the device were constructed utilizing discrete components. This enhances the performances of the device. Since the data path does not travel through the array, its performance is not affected by the programmability. If desired, the programmable array can be formed of mask programmable devices, fused programmable devices, or register based circuitry, for example, using RAM cells.
REFERENCES:
patent: 3569685 (1971-03-01), Chesley
patent: 3593317 (1971-07-01), Fleisher
patent: 3849638 (1974-11-01), Greer
patent: 3949370 (1976-04-01), Reyling, Jr. et al.
patent: 4034356 (1977-07-01), Howley et al.
patent: 4124899 (1978-11-01), Birkner et al.
patent: 4215417 (1980-06-01), Nishitani
patent: 4233667 (1980-11-01), Devine et al.
patent: 4293783 (1981-10-01), Patil
patent: 4348737 (1982-09-01), Cukier et al.
patent: 4422072 (1983-12-01), Cavlan
patent: 4482953 (1984-11-01), Burke
patent: 4495590 (1985-01-01), Mitchell, Jr.
patent: 4506173 (1985-03-01), Yum
patent: 4617649 (1986-10-01), Kyomasu et al.
patent: 4641278 (1987-02-01), Saito
patent: 4660171 (1987-04-01), Moore et al.
patent: 4675556 (1987-06-01), Bazes
patent: 4703206 (1987-10-01), Cavlan
patent: 4734876 (1988-03-01), Williams
patent: 4742252 (1988-05-01), Agrawal
patent: 4791603 (1988-12-01), Henry
patent: 4803622 (1989-02-01), Bain, Jr. et al.
patent: 4807183 (1989-02-01), Kung et al.
patent: 4811296 (1989-03-01), Garde
patent: 4829425 (1989-05-01), Bain, Jr. et al.
patent: 4853886 (1989-08-01), Shigehara
patent: 4996661 (1991-02-01), Cox et al.
IBM Technical Disclosure Bulletin, vol. 24, No. 6, Nov. 1981, "PLA Having OR-Array Bit Partitioning", L. D. Whitely.
IBM Technical Disclosure Bulletin, vol. 19, No. 5, Oct. 1976. "Multiple Partitioned Programmable Logic Array", S. B. Greenspan.
"Programmable Logic Array Read/Write Controller", IBM Technical Disclosure Bulletin, vol. 22, No. 2, Jul. 1979.
"Multiport Register File Simplifies and Speeds Digital Signal Processing", Electronic Design, May 17, 1984, pp. 213-222.
"Multiport Register File Streamlines Signal Processing", EDN, Nov. 15, 1984, pp. 301-306.
"Latch Array Provides Bank of Control Words", Design Ideas, EDN, Sep. 4, 1986.
"PLD Controls a RAM-Based LIFO Memory", Design Ideas, EDN, Mar. 4, 1987.
Hawley David W.
Leung Frederick K. Y.
Pickett Scott K.
Caserza Steven F.
Glenn Michael
Hudspeth David
National Semiconductor Corp.
Ouellette Scott A.
LandOfFree
Register file with programmable control, decode and/or data mani does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Register file with programmable control, decode and/or data mani, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register file with programmable control, decode and/or data mani will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-258774