Patent
1996-01-04
1998-10-20
Harrell, Robert B.
395385, G06F 945
Patent
active
058260897
ABSTRACT:
An instruction translation unit is provided which reduces instructions from a source instruction set to a set of intermediate, atomic operations. The atomic operations are then recombined into instructions in the target instruction set. An execution core coupled to the instruction translation unit may be configured to execute instructions from the target instruction set. However, compatibility with the source instruction set is maintained. By reducing a plurality of source instructions into atomic operations, portions of multiple source instructions may be combined into a target instructions. The execution core may thereby be more efficiently utilized.
REFERENCES:
patent: 4843545 (1989-06-01), Kikuchi
patent: 5301325 (1994-04-01), Benson
patent: 5339428 (1994-08-01), Burmeister et al.
patent: 5613117 (1997-03-01), Davidson et al.
patent: 5619665 (1997-04-01), Emma
Byte--"Intel's successor to the Pentium is an impressive microprocessor, a bold new generation of CISC. But is it enough to keep AMD, Cyrix, and NexGen at Bay?"--Halfhill, Tom R.--Apr. 1995--pp. 42, 46, 48, 50, 52, 53, 54, 56, 58.
Ohr, S, "Superlong Instructions Help Supermini Refine Number Crunching," vol. 33, No. 26, Nov. 1, 1985, pp. 41-42, 44.
International Search Report for PCT/US 96/19588 dated Apr. 28, 1997.
Advanced Micro Devices , Inc.
Coulter Kenneth R.
Harrell Robert B.
Kivlin B. Noel
LandOfFree
Instruction translation unit configured to translate from a firs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Instruction translation unit configured to translate from a firs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction translation unit configured to translate from a firs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-258105