Electricity: electrical systems and devices – Housing or mounting assemblies with diverse electrical... – For electronic systems and devices
Reexamination Certificate
1999-02-11
2001-08-07
Gandhi, Jayprakash N. (Department: 2841)
Electricity: electrical systems and devices
Housing or mounting assemblies with diverse electrical...
For electronic systems and devices
C174S250000, C174S256000, C174S260000, C257S797000, C029S833000, C029S834000
Reexamination Certificate
active
06272018
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the verification of the polarity and presence of components installed on a printed circuit board.
DESCRIPTION OF THE PRIOR ART
Printed circuit boards are increasingly populated with greater numbers of components. A typical printed circuit board can house tens, if not hundreds of components, some of which require installation in a predetermined position, i.e. polarity.
Along with the increase in numbers of components on a printed circuit board, the task of inspecting each board for the presence of a component, and the proper orientation of given components has also become more complex. The inspection task is usually done by visually inspecting a board, either after the board has been populated, or if the board has been returned for a malfunction. Inspectors quickly become fatigued and stressed when performing this task, particularly when dealing with densely populated printed circuit boards. The inspection task is also labour-intensive.
There is thus a need for a simpler and more economical process for inspecting printed circuit boards for the presence and correct orientation or polarity of components.
SUMMARY OF THE INVENTION
It is an object of the invention to provide a simpler and more economical method for the verification of the presence of a component on a printed circuit board. In accordance with the invention, this object is achieved with a method for the verification of the presence of a component on a printed circuit board, comprising the steps of:
a) providing a printed circuit board having a plurality of areas, each area being adapted to receive a component;
b) marking at least a portion of each of said areas with a marker;
c) installing each of said components in their respective areas; and
d) inspecting said printed circuit board for the presence of a marker, the presence of a marker indicating that a component is missing.
It is also an object of the invention to provide a simpler and more economical method for the verification of the orientation of a component on a printed circuit board. In accordance with the invention, this object is achieved with a method for the verification of the orientation of a component on a printed circuit board, comprising the steps of:
a) providing a printed circuit board having a plurality of areas, each area being adapted to receive a component, at least one of said components requiring installation in a predetermined position indicative of the polarity of the component;
b) marking said printed board with at least one marker adjacent an area for receiving a component in said predetermined position;
c) marking a portion of at least one component to be installed in said predetermined position, said marking being indicative of the polarity of said component;
d) installing said components on said printed circuit board;
e) inspecting said printed circuit board for markers on said printed circuit board and on said components, said component requiring installation in a predetermined position being installed in said predetermined position when said marker on said printed circuit board adjacent said area and said marker on said portion of said component are in alignment.
The invention is also concerned with a printed circuit board marked according to the above methods.
REFERENCES:
patent: 3043022 (1962-07-01), Crews et al.
patent: 3588347 (1971-06-01), Montone et al.
patent: 3988535 (1976-10-01), Hickman et al.
patent: 4259661 (1981-03-01), Todd
patent: 4442542 (1984-04-01), Lin et al.
patent: 4514436 (1985-04-01), Moerschel
patent: 4549206 (1985-10-01), Suzuki et al.
patent: 4565314 (1986-01-01), Scholz
patent: 4570180 (1986-02-01), Baier et al.
patent: 4692690 (1987-09-01), Hara et al.
patent: 4778745 (1988-10-01), Leung
patent: 4973852 (1990-11-01), Denkevitz
patent: 5034802 (1991-07-01), Liebes, Jr. et al.
patent: 5109319 (1992-04-01), Potash
patent: 5132864 (1992-07-01), Takemura et al.
patent: 5204910 (1993-04-01), Lebeau
patent: 5237622 (1993-08-01), Howell
patent: 5260154 (1993-11-01), Forrest
patent: 5311598 (1994-05-01), Bose et al.
patent: 5446623 (1995-08-01), Kanetake
patent: 5457880 (1995-10-01), McKinley et al.
patent: 5521427 (1996-05-01), Chia et al.
patent: 5550583 (1996-08-01), Amir et al.
patent: 5586058 (1996-12-01), Aloni et al.
patent: 5619429 (1997-04-01), Aloni et al.
patent: 5637919 (1997-06-01), Grabbe
patent: 5644102 (1997-07-01), Rostoker
patent: 5649022 (1997-07-01), Maeda et al.
patent: 5677702 (1997-10-01), Inoue et al.
patent: 5774572 (1998-06-01), Caspi
patent: 5774573 (1998-06-01), Caspi et al.
patent: 5774575 (1998-06-01), Tanaka et al.
patent: 5783342 (1998-07-01), Yamashita et al.
patent: 5795688 (1998-08-01), Burdorf et al.
patent: 5822054 (1998-10-01), Coulthard
patent: 5864394 (1999-01-01), Jordan, III
patent: 5870449 (1999-02-01), Lee et al.
patent: 5875004 (1999-02-01), Yamane et al.
patent: 5892579 (1999-04-01), Elyasaf et al.
patent: 5892841 (1999-04-01), Jochems et al.
patent: 5943217 (1999-08-01), Hashimoto
patent: 5943437 (1999-08-01), Sumie et al.
patent: 5946409 (1999-08-01), Hori
patent: 5949900 (1999-09-01), Nakamura et al.
patent: 5977488 (1999-11-01), Jeon
patent: 5999640 (1999-12-01), Hatase et al.
patent: 6008840 (1999-12-01), Jin et al.
patent: 6042995 (2000-03-01), White
patent: 6051348 (2000-04-01), Marinaro et al.
“Algorithm to detect solder bridge on printed circuit board”, IBM Technical Disclosure Bulletin, US IBM Corp. New York, vol. 33, No. 10A, Mar. 1, 1991, pp. 417-418, XP000110106, ISSN: 0018-8689.
Feld Alex
Feld Michael
Tordjman David
Gandhi Jayprakash N.
Original Solutions Inc.
Parkhurst & Wendel LLP
Vigushin John B.
LandOfFree
Method for the verification of the polarity and presence of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for the verification of the polarity and presence of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for the verification of the polarity and presence of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2550209