Patent
1998-01-26
1999-05-11
Lim, Krisna
395393, G06F9/30
Patent
active
059037393
ABSTRACT:
A microprocessor in a computer system processes an instruction stream comprising instructions of a plurality of instruction types including an information retrieval instruction type. The microprocessor comprises a register set, a pending fault flag set, a functional unit, an information retrieval subsystem, and a control subsystem. The register set comprises a plurality of registers, each register for storing information. The pending fault flag set comprises a plurality of pending fault flags each associated with one of said registers, each pending fault flag having selected conditions including a pending fault condition and a no pending fault condition. The functional unit performs processing operations in response to information input thereto. The information retrieval subsystem initiates an information retrieval operation to retrieve of information from said information storage subsystem for storage in a register. The control subsystem controls the other elements of the microprocessor in response to the instructions in the instruction stream. In response to an instruction in the instruction stream of the information retrieval type, the control subsystem enables the information retrieval subsystem to initiate an information retrieval operation, and conditions the pending fault flag associated with said one of said registers to the pending fault condition in response to detection of a fault condition during the information retrieval operation. In response to an instruction in the instruction stream of another type, the control subsystem identifies a selected one of said registers as a source register, and enables information to be transferred from said source register to the functional unit for processing if the pending fault flag associated with said source register is in the no pending fault condition.
REFERENCES:
patent: 5452426 (1995-09-01), Papworth et al.
patent: 5628021 (1997-05-01), Iadonato et al.
patent: 5712997 (1998-01-01), Dice
Smith; "Implementing Precise Interrupts in Pipelined Processors" IEEE Transaction on Computers, vol. 37. No. 25, May 1988, pp. 562-573.
Jordan Richard A.
Lim Krisna
Sun Microsystems Inc.
LandOfFree
System and method for processing load instruction in accordance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for processing load instruction in accordance , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for processing load instruction in accordance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-253486