Patent
1996-09-17
1999-05-11
Lane, Jack A.
395292, G06F3/00
Patent
active
059037385
ABSTRACT:
A method and apparatus of performing bus transactions on the external bus of the computer system. The present invention includes a method and apparatus for permitting out-of-order replies in a pipelined bus system. The out-of-order responses include the sending of tokens between both the requesting agents and the responding agents in the computer system without the use of dedicated token buses.
REFERENCES:
patent: 4181974 (1980-01-01), Lemay et al.
patent: 4488232 (1984-12-01), Swaney et al.
patent: 4841436 (1989-06-01), Asano et al.
patent: 5006982 (1991-04-01), Ebersole et al.
patent: 5197137 (1993-03-01), Kumar et al.
patent: 5235684 (1993-08-01), Becker et al.
European Search Report dated Dec. 14, 1994; App. Nol. G06F13/42.
Val Popescu, Merle Schultz, John Spracklen, Gary Gibson, Bruce Lightner and David Isaman, "The Metaflow Architecture", IEEE Micro, Jun. 1991, pp. 10-13 and 63-73.
European Search Report dated Feb. 1, 1996; App. No. G06F 13/14.
Lai Konrad K.
Sarangdhar Nitin V.
Singh Gurbir
Intel Corporation
Lane Jack A.
LandOfFree
Method and apparatus for performing bus transactions in a comput does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for performing bus transactions in a comput, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing bus transactions in a comput will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-253460