Semiconductor device manufacturing: process – Making passive device
Reexamination Certificate
1999-02-01
2001-09-11
Chaudhuri, Olik (Department: 2814)
Semiconductor device manufacturing: process
Making passive device
C438S618000, C438S622000
Reexamination Certificate
active
06287931
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to semiconductor integrated circuit fabrication. More particularly, the present invention relates to a method of fabricating on-chip inductors over an insulating layer with low permitivity or high permeability to decrease both parasitic capacitance and mutual inductance.
2. Description of the Related Art
Miniaturization of electronic circuits is a goal in virtually every field, not only to achieve compactness in mechanical packaging, but also to decrease the cost of manufacturing the circuits. Many digital and analog circuits, including high-capacity memory devices, high-level microprocessors and operational amplifiers, have been successfully implemented in silicon based integrated circuits (ICs). These circuits typically include active devices such as bipolar junction transistors (BJTs) and field effect transistors (FETs), diodes of various types, and passive devices such as resistors and capacitors.
One area that remains a challenge to miniaturization is radio frequency (RF) circuitry, such as that used in cellular telephones, wireless modems, and other types of communication equipment. The problem is the difficulty producing a good inductor in silicon-based integrated circuits that is suitable for RF applications. Attempts to integrate inductors into silicon-based circuits have yielded either inductors of low quality factor (hereinafter, Q value) and high loss, or required special metalization layers such as gold.
Ewen et al. in U.S. Pat. No. 5,446,311 has disclosed a process for manufacturing high-Q inductors without using a noble metal such as gold. The process involves forming multiple metal layers with identical spiral patterns stacked up on an insulating layer to construct an inductor. Such multiple metal layers can decrease series resistance, thus increasing the Q value. The lump-sum equivalent circuit is as shown in FIG.
1
. In
FIG. 1
, C
d
indicates the parasitic capacitances between the metal layers, L
1
is the inductance, R
s
is the series resistance of the spiral metal layers, and C
1
and C
2
are the parasitic capacitance between the substrate and the metal layers. If the semiconductor substrate is made of a lossy material such as silicon, then R
1
and R
2
indicate the parasitic resistances connected in parallel with C
1
and C
2
, respectively. Since the semiconductor substrate is usually grounded, R
1
, R
2
, C
1
, and C
2
are grounded at one end. In addition, L
2
designates the inductance in the substrate induced by the mutual inductance effect, and R
SUB
denotes the parasitic resistance spread over the substrate.
In semiconductor techniques, silicon oxide (SiO
x
) is the most common insulating material, having a relatively high relative permitivity (or dielectric constant) between 3.9 and 4.5. Therefore, in U.S. Pat. No. 5,446,311, though the Q value is increased by the multiple metal layers, the high permitivity of the silicon oxide decreases the self-resonant frequency of the inductor, thus limiting the application of the inductor to high frequency.
Abidi et al., in U.S. Pat. No. 5,539,241, have disclosed an inductor which is formed in an oxide layer overlying a silicon substrate in which the silicon material underneath the inductor is selectively removed to form a pit so as to space the inductor away from the underlying silicon substrate. In the illustrated embodiment, the silicon beneath the inductor is removed by etching, leaving the inductor suspended on the oxide layer overlying the substrate. The pit beneath the inductor is filled with an insulating medium such as air so that the parasitic capacitance of the inductor is substantially reduced and yet retains a relatively large self-resonant frequency on the order of 2 GHz or more. However, the etching of the substrate makes the whole process more complicated and incompatible with BiCMOS or CMOS standard processes.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a method of fabricating an on-chip inductor over an insulating layer with low permitivity or high permeability so as to decrease both parasitic capacitance and mutual inductance.
It is another object of the present invention to provide a method of fabricating an on-chip inductor compatible with BiCMOS or CMOS standard processes in addition to decreasing parasitic capacitance and mutual inductance.
The present invention achieves the above-indicated objects by providing a method of fabricating an on-chip inductor. First, a semiconductor substrate is patterned and etched to form a trench into which an insulating layer is filled. The insulating layer is provided with a relative permitivity smaller than silicon oxide or a relative permeability greater than silicon oxide. Then, a spiral conductive coil is formed over the insulating layer.
Accordingly, the formation of the spiral conductive coil over the insulating layer with low relative permitivity or high relative permeability decreases the parasitic capacitance between the conductive coil and the substrate, thus increasing the self-resonance frequency of the fabricated inductor. Moreover, the formation of the deep trench can increase the spacing between the conductive coil and the substrate, and thus lessen the mutual inductance.
REFERENCES:
patent: 3765082 (1973-10-01), Zyetz
patent: 3798059 (1974-03-01), Astle et al.
patent: 5384274 (1995-01-01), Kanehachi
patent: 5446311 (1995-08-01), Ewen et al.
patent: 5539241 (1996-07-01), Abidi et al.
patent: 5559363 (1996-09-01), Immorlica
patent: 5742091 (1998-04-01), Hebert
patent: 5844299 (1998-12-01), Merrill et al.
patent: 5918121 (1999-06-01), Wen et al.
patent: 5930637 (1999-07-01), Chuang et al.
patent: 6002161 (1999-12-01), Yamazaki
patent: 6025261 (2000-02-01), Farrer et al.
patent: 403019358A (1991-01-01), None
patent: 5-82736 (1993-04-01), None
patent: 6-21347 (1994-01-01), None
Chaudhuri Olik
Ha Nathan W.
Ladas & Parry
Winbond Electronics Corp.
LandOfFree
Method of fabricating on-chip inductor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating on-chip inductor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating on-chip inductor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2525798