Method and system for efficient instruction execution in a data

Details Method and system for efficient instruction execution in a data Method and system for efficient instruction execution in a data

1996-11-20

1998-04-07

Harrell, Robert B.

G06F 1200

Patent

active

057375763

ABSTRACT:
In a data processing system, a plurality of prefetch elements are provided for prefetching instructions from a group of memory arrays coupled to each prefetch element. A plurality of instruction words are sequentially stored in each group of memory arrays coupled to each prefetch element. In response to a selected prefetch element receiving a prefetch token, the selected prefetch element sequentially recalls instruction words from the group of memory arrays coupled to the selected prefetch element. Thereafter, the selected prefetch element transfers the sequence of instruction words to a central processing unit at a rate of one instruction word per cycle time. In response to a forthcoming conditional branch instruction, a plurality of prefetch elements may initiate instruction fetching so that the proper instruction may be executed during the cycle time immediately following the conditional branch instruction. By coupling a group of memory banks to each prefetch element, and limiting the location of branch instructions to the last memory bank in the group of memory banks, the number of prefetch elements required to implement a data processing system having substantially similar performance to the prior art architecture is reduced. In an alternative embodiment, video memories are utilized to store instruction words, and provide such instruction words to the CPU at the rate of one instruction word per cycle time.

REFERENCES:
patent: 4777587 (1988-10-01), Case et al.
patent: 4873629 (1989-10-01), Harris et al.
patent: 4888679 (1989-12-01), Fossum et al.
patent: 4951246 (1990-08-01), Fromm et al.
patent: 5109348 (1992-04-01), Pfeiffer et al.
patent: 5129060 (1992-07-01), Pfeiffer et al.
Machine Organization of the IBM RISC System/6000 Processor, pp. 41-43, Jan. 1990, vol. 34, No. 1, IBM Journal of Research and Development, pp. 37-58.
Rope: A Statically Scheduled Supercomputer Architecture, the whole document, 1st International Conference on Supercomputing Systems, Dec. 16, 1985, Nicolau and Karplus.
Instruction Buffer Design, p. 4833, last paragraph, vol. 20, No. 11B IBM Technical Disclosure Bulletin.
Applied Mathematics and Computation 20 (1-2), 1986 pp. 95-110 A compiler-driven super computer, Kevin Karplus and Alexandru Nicolau.
IEEE Computer Society, 1986, pp. 248-253 Getting high performance with slow memory, Kevin Karplus and Alexandru Nicolau.

Affiliated with

Also associated with

Rating

Method and system for efficient instruction execution in a data does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for efficient instruction execution in a data , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for efficient instruction execution in a data will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-25240